




RD4760_LEPUS BOARD






Schematic Revision 1.3

Title	Page
COVER SHEET	1
SYSTEM ARCHITECTURE	2
DDR2	3
Nand/SD/BOOT/Key	4
UART/OWI/SPINOR	5
RESET	6
POWER	7
USB OTG/EEPROM/PS2	8
SPK/MIC/PCM	9
AUDIO/VIDEO	10
LCD	11
TS/CAMERA/EPD/JDI/SCC	12
ETHERNET/GPS	13
REVISION HISTORY	14

INGENIC SEMICONDUCTOR CO.,LTD		
Title	RD4760_LEPUS	
Size	Document Number	Rev
B	COVER	1.3
Date:	Friday, November 05, 2010	Sheet 1 of 14







INGENIC Semiconductor Co.,Ltd.		
Title	RD4760_LEPUS	
Size	Document Number	Rev
B	SYSTEM ARCHITECTURE	1.3
Date:	Friday, November 05, 2010	Sheet 2 of 14








Boot Mode Select



BOOT_SEL[2:1:0]	Boot Mode
100	Boot from SD Card at MMC0
111	Boot from NAND flash at CS1 default setting
110	Boot from USB device
101	Boot from SPI NORFLASH




INGENIC SEMICONDUCTOR CO.,LTD			
Title	RD4760_LEPUS		
Size	Document Number	UART/OWI/SPINOR	Rev 1.3
Date:	Friday, November 05, 2010	Sheet	5 of 14




INGENIC SEMICONDUCTOR CO.,LTD		
Title	RD4760_LEPUS	
Size	Document Number	Rev
B	RESET	1.3
Date:	Friday, November 05, 2010	Sheet 6 of 14




Power Input Charge Circuit




VCORE(+1.2V)




VDDIO(+3.3V)



VDDMEM(+1.8V)









VRTC








Power Supply & Charge state Indicators

INGENIC SEMICONDUCTOR CO.,LTD




Title	RD4760_LEPUS	
Size	Document Number	Rev
B	POWER	1.3
Date:	Tuesday, November 09, 2010	Sheet 7 of 14











INGENIC SEMICONDUCTOR CO.,LTD		
Title	RD4760_LEPUS	
Size	Document Number	Rev
B	USB OTG/EEPROM/PS2	1.3
Date:	Friday, November 05, 2010	Sheet 8 of 14



INGENIC SEMICONDUCTOR CO.,LTD		
Title	RD4760_LEPUS	
Size	Document Number	Rev
B	SPK/MIC/PCM	1.3
Date:	Friday, November 05, 2010	Sheet 9 of 14




INGENIC SEMICONDUCTOR CO.,LTD		
Title		RD4760_LEPUS
Size	Document Number	Rev
B	AUDIO/VIDEO	1.3
Date:	Friday, November 05, 2010	Sheet 10 of 14




INGENIC SEMICONDUCTOR CO.,LTD			
Title	RD4760_LEPUS		
Size	Document Number		Rev
B	LCD/EPD		1.3
Date:	Friday, November 05, 2010	Sheet	11 of 14




TS/Camera Interface Connector




EPD/HDMI Connector



JDI & Uart & USB HOST




Camera Power




INGENIC SEMICONDUCTOR CO.,LTD

Title	RD4760_LEPUS	
Size	Document Number	Rev
B	TS/CAMERA/EPD/JDI/SCC	1.3
Date:	Friday, November 05, 2010	Sheet 12 of 14




Ethernet



GPS RF Receiver core
Must be placed into RF shielding case

For good grounding, put 9 vias under RF IC die ground pad Pin25.




Operation Mode Description:

RX_EN	OSC_EN	Mode
0	0	All stand by
0	1	Oscillator only
1	0	Full active (external reference)
1	1	Full active (internal oscillator)

RF interface


To GPS Antenna. J6
ANTENNA CONNECTOR

RF Microstrip
Z0= 50 ohm



Digital IF Frequency:
4.092MHz

GPS Power



INGENIC SEMICONDUCTOR CO.,LTD

Title	RD4760_LEPUS	
Size	Document Number	Rev
B	ETHERNET/GPS	1.3
Date:	Tuesday, November 09, 2010	Sheet 13 of 14

Data	Revision	Change
Apr.20 2010	Rev1.0	1. First released Revision
May.21 2010	Rev1.1	<ol style="list-style-type: none"> 1. Change jz4760_V1.6 to jz4760_V1.8 2. Remove reset chip IMP811 on PAGE6 3. Delete net name PWM0 on PAGE7 4. Change VRTC chip U9 from RT9169-33PVL to RT9169-18PVL on PAGE7 5. Change pullup signal on net CHARG_STAT_N from VRTC33 to BAT-V on PAGE7 6. Change U27 from RT9179AGB to RT9179BGB and controll is DRVVBUS on PAGE8 7. Add 1Kohm ID pullup resistance to +3.3V on PAGE9 8. Add C242~C245 for MIC1,MIC2 on PAGE9 9. Adjust C131~C142 to NC on PAGE9 10. Remove U19,R176,C117 on PAGE8 11. Change 8bit and 4bit SD/MMC card pullup resistance to 10Kohm on PAGE4 12. Change left and right channel of J12 on PAGE10 13. Change C204,C205 to R178,R179 on PAGE9 14. Remove C198~C203 on PAGE9 15. Remove C132,C136,C140 on PAGE9 16. Remove C134,C138,C142 on PAGE9 17. Change C193,C194 to R180,R181 on PAGE10 18. Change C143,C144 from 0.1uF to 1nF on PAGE10 19. Add GR14,GR15 for GU1 on PAGE14
Jun.24 2010	Rev1.1.1	<ol style="list-style-type: none"> 1. Change R23 R27 to NC on PAGE3 2. Change net on SW11 from aux to aux1 on PAGE4 3. Change GF1 to BF9037 on PAGE14 4. Add insert detection net JD and adjust net HPSENSE on PAGE10 5. Adjust c43~c45 c58~c60 to 0.01uF and c46~c47 c61~c63 to 1nF on PAGE6
Jul.15 2010	Rev1.1.2	<ol style="list-style-type: none"> 1. Change jz4760_V1.8 to jz4760_V1.9 2. Delete net CHROMA_U and CHROMA_V on PAGE 10 3. Delete VGA output circuit
Jul.23 2010	Rev1.2	<ol style="list-style-type: none"> 1. Change D6 from MBR0520 to WSB5819 on PAGE08 2. Adjust LUMA output to AUDIO JACK 12 and delete J24 on PAGE10 3. Add insert detection circuit on PAGE10
Oct.29 2010	Rev1.2.1	<ol style="list-style-type: none"> 1. Adjust R59 to 680K,R117 to 1M,R120 to 332K and R78,R93 to NC for power loose on PGAE6 and PAGE9
Nov.5 2010	Rev1.3	<ol style="list-style-type: none"> 1. Delete two test point TP8 TP9 and add SA0 SA4 and SA5 for ethernet test on PAGE5 2. Add R186,R187 for ethernet test on PAGE13 and adjust R70 to 121K on PAGE7

INGENIC SEMICONDUCTOR CO.,LTD		
Title	RD4760_LEPUS	
Size	Document Number	Rev
B	REVISION HISTORY	1.3
Date:	Tuesday, November 09, 2010	Sheet 14 of 14