

**JZ4780**  
**Mobile Application Processor**

Data Sheet

---

Release Date: Nov. 12, 2012



北京君正集成电路股份有限公司  
Ingenic Semiconductor Co.,Ltd.

# **JZ4780 Mobile Application Processor**

## **Data Sheet**

Copyright © 2005-2013 Ingenic Semiconductor Co. Ltd. All rights reserved.

### **Disclaimer**

This documentation is provided for use with Ingenic products. No license to Ingenic property rights is granted. Ingenic assumes no liability, provides no warranty either expressed or implied relating to the usage, or intellectual property right infringement except as provided for by Ingenic Terms and Conditions of Sale.

Ingenic products are not designed for and should not be used in any medical or life sustaining or supporting equipment.

All information in this document should be treated as preliminary. Ingenic may make changes to this document without notice. Anyone relying on this documentation should contact Ingenic for the current documentation and errata.

### **Ingenic Semiconductor Co., Ltd.**

**Room 108, Building A, Information Center, Zhongguancun Software Park  
8 Dongbeiwang West Road, Haidian District, Beijing, China,  
Tel: 86-10-82826661  
Fax: 86-10-82825845  
Http: //www.ingenic.cn**

## CONTENTS

|   |           |
|---|-----------|
| <b>1 Overview .....</b>                         | <b>1</b>  |
| 1.1 Block Diagram.....                          | 2         |
| 1.2 Features .....                              | 2         |
| 1.2.1 CPU .....                                 | 2         |
| 1.2.2 VPU .....                                 | 3         |
| 1.2.3 GPU.....                                  | 3         |
| 1.2.4 Display/Camera/Audio.....                 | 4         |
| 1.2.5 Memory Interface .....                    | 8         |
| 1.2.6 System Functions.....                     | 8         |
| 1.2.7 Peripherals .....                         | 10        |
| 1.2.8 Bootrom.....                              | 12        |
| 1.3 Characteristic .....                        | 13        |
| <b>2 Packaging and Pinout Information .....</b> | <b>14</b> |
| 2.1 Overview .....                              | 14        |
| 2.2 Solder Process.....                         | 14        |
| 2.3 Moisture Sensitivity Level .....            | 14        |
| 2.4 JZ4780 Package .....                        | 15        |
| 2.5 Pin Description <sup>[1][2]</sup> .....     | 17        |
| 2.5.1 DDR .....                                 | 17        |
| 2.5.2 BOOT and storage .....                    | 18        |
| 2.5.3 LCD .....                                 | 20        |
| 2.5.4 GPIO.....                                 | 21        |
| 2.5.5 CIM .....                                 | 22        |
| 2.5.6 3G/M-DTV .....                            | 23        |
| 2.5.7 GPS .....                                 | 23        |
| 2.5.8 WIFI.....                                 | 24        |
| 2.5.9 Phone baseband .....                      | 24        |
| 2.5.10 SMB.....                                 | 25        |
| 2.5.11 MSCx.....                                | 25        |
| 2.5.12 SPIx .....                               | 25        |
| 2.5.13 BlueTooth/PCM0/PS2.....                  | 26        |
| 2.5.14 PWM/AIC/UART3.....                       | 26        |
| 2.5.15 System/JTAG/UART3(DEBUG Used) .....      | 28        |
| 2.5.16 Digital power/ground .....               | 29        |
| 2.5.17 Analog .....                             | 29        |
| <b>3 Electrical Specifications .....</b>        | <b>34</b> |
| 3.1 Absolute Maximum Ratings .....              | 34        |
| 3.2 Recommended operating conditions .....      | 35        |
| 3.3 DC Specifications.....                      | 36        |

---

|       |   |    |
|-------|---|----|
| 3.4   | Audio codec.....  | 44 |
| 3.4.1 | Application schematic .....                               | 44 |
| 3.4.2 | Line input to audio ADC path .....                        | 45 |
| 3.4.3 | Audio DAC to headphone output path .....                  | 46 |
| 3.4.4 | Audio DAC to mono line output path .....                  | 47 |
| 3.4.5 | Line input to headphone output path (analog bypass) ..... | 47 |
| 3.4.6 | Micbias and reference .....                               | 49 |
| 3.5   | Power On, Reset and BOOT.....                             | 49 |
| 3.5.1 | Power-On Timing .....                                     | 49 |
| 3.5.2 | Reset procedure .....                                     | 50 |
| 3.5.3 | BOOT.....   | 51 |

# 1 Overview

JZ4780 is a mobile application processor targeting for multimedia rich and mobile devices like tablet computer, smart phone, mobile digital TV, and GPS. This SOC introduces a kind of innovative architecture to fulfill both high performance mobile computing and high quality video decoding requirements addressed by mobile multimedia devices. JZ4780 provides high-speed CPU computing power, good 3D experience and fluent 1080p video replay.

The CPU (Central Processing Unit) core, equipped with 32kB instruction and 32kB data level 1 cache, and 512kB level 2 cache, operating at 1.2GHz, and full feature MMU function performs OS related tasks. At the heart of the CPU core is XBurst® processor engine. XBurst® is an industry leading microprocessor core which delivers superior high performance and best-in-class low power consumption. A hardware floating-point unit which compatible with IEEE754 is also included.

The VPU (Video Processing Unit) core is powered with another XBurst® processor engine. The SIMD instruction set implemented by XBurst® engine, in together with the on chip video accelerating engine and post processing unit, delivers high video performance. The maximum resolution of 1080p in the formats of H.264, VC-1, MPEG-2, MPEC-4, RealVideo and VP8 are supported in decoding, the maximum resolution of 1080p in the format of H.264 are supported in encoding.

The GPU (Graph Processing Unit) core supports numerous 2D/3D graphics applications. It delivers hardware acceleration for 2D and 3D graphics displays, and supports screen sizes range from the smallest cell phones to full HD 1080p displays. It supports the standard APIs such as OpenGL ES2.0 and 1.1, and Open VG. The OS of Android, Linux and Windows are supported. The GPU provides high performance, high quality graphics and low power consumption.

The memory interface supports a variety of memory types that allow flexible design requirements, including glueless connection to SLC NAND flash memory or up to 64-bit ECC MLC/TLC NAND flash memory and toggle NAND flash for cost sensitive applications. It provides the interface to DDR2, DDR3, LPDDR and LPDDR2 memory chips with lower power consumption.

On-chip modules such as audio CODEC, multi-channel SAR-ADC, AC97/I2S controller and camera interface offer designers a rich suite of peripherals for multimedia application. GPS baseband is embedded. The LCD controller support regular RGB, LVDS and HDMI transmitter, up to 2-channel 1920x1080 output(One channel must be LVDS or HDMI), WLAN, Bluetooth and expansion options are supported through high-speed SPI and MMC/SD/SDIO host controllers. The TS (Transport stream) interface provides enough bandwidth to connect to an external mobile digital TV demodulator. Other peripherals such as USB OTG and USB 2.0 host, UART and SPI as well as general system resources provide enough computing and connectivity capability for many applications.

## 1.1 Block Diagram




Figure 1-1 JZ4780 Diagram

## 1.2 Features

### 1.2.1 CPU

A symmetric XBurst®-1 dual-core implementation, with IRQ dispatching for each core and MSI protocol for cache coherence.

- XBurst®-1 core
  - XBurst® RISC instruction set
  - XBurst® SIMD instruction set
  - XBurst® FPU instruction set supporting both single and double floating point format which are IEEE754 compatible
  - XBurst® 9-stage pipeline micro-architecture, the operating frequency is 1.2G.
  - MMU
    - 32-entry joint-TLB
    - 8 entry Instruction TLB
    - 8 entry data TLB
  - L1 Cache
    - 32kB instruction cache
    - 32kB data cache
  - Hardware debug support

- 16kB tight coupled memory
- L2 Cache
  - 512kB unify cache
- CoreScheduler
  - Dedicated IRQ dispatcher managing IRQs to each core
- GDIR
  - Global directory aiding MSI protocol for cache coherence

### 1.2.2 VPU

Include Video Codec and JPEG Codec,

- MPEG-2 decoding up to 1080P 60fps
- VC-1 decoding up to 1080P 60fps
- H.264 decoding up to 1080P 60fps
- VP8 decoding up to 1080P 60fps
- MPEG-4 decoding up to 1080P 30fps
- RV9 decoding up to 1080P 30fps
- H.264 encoding up to 1080P 30fps
- JPEG compressing up to 100Mega-pixels per second (baseline)

### 1.2.3 GPU

- 3D graphics (PowerVR SGX540)
  - Deferred Pixel Shading
  - 32bit floating point depth accuracy with on chip depth buffer
  - 8-bit Stencil with on chip tile stencil buffer
  - 8 parallel depth/stencil tests per clock
  - Scissor test
  - Texture support
    - Cube Map
    - Projected Textures
    - Non square Textures
  - Texture Formats
    - RGBA 8888,565,1555,1565
    - Mono chromatic 8, 16, 16f, 32f, 32int
    - Dual channel, 8:8, 16:16, 16f:16f
    - Compressed Textures PVR-TC1, PVR-TC2, ETC1
    - Programmable support for YUV formats
  - Resolution Support
    - Frame buffer max size = 2048 x 2048
    - Texture max size = 2048 x 2048
  - Texture Filtering
    - Bilinear, Trilinear, Anisotropic

- Independent min and mag control
- Anti-aliasing
  - 4x Multisampling
  - up to 16x Full scene anti-aliasing
  - Programmable sample positions
- Indexed Primitive List support
  - Bus mastered
- Programmable vertex DMA
- Render to texture
  - Including twiddled formats
  - Auto MipMap generation
- 2D Graphics (X2D)
  - Location: AHB bus
  - Input format
    - Separate frame: YUV /YCbCr (4:2:0)
    - Packaged data: RGB888, RGB565, RGB555, NV12, NV21, TileYUV
  - Output data format
    - ARGB888, XRGB888, RGB555, RGB565
  - Color convention coefficient: configurable (CSC enable)
  - Minimum input image size (pixel): 4x4
  - Maximum input image size (pixel): 12288x12288 (12k x 12k )
  - Maximum output image size (pixel)
    - Width : up to 12288
    - Height: up to 12288
  - Image resizing
    - bi-cube zooming mode
  - Image Clockwise 90, 180, 270 rotation
  - Image horizontal and vertical mirror , same time with rotation
  - 5 layers OSD

#### 1.2.4 Display/Camera/Audio

Include Multi-display subsystem and multiple display interface.

- LCD controller
  - Dual controller
    - Support dual panel(HDMI & TFT, or HDMI & LVDS, or TFT & LVDS, or HDMI & SLCD, or SLCD & LVDS)
    - Display size up to 4kx2k@30Hz(BPP24) for single panel, 1920x1080@60Hz(BPP24) for dual panel
  - Colors Supports
    - Encoded pixel data of 16, 18 or 24 BPP in TFT mode
    - Support up to 16,777,216 (16M) colors in TFT mode
    - Support 24/16 BPP compressed data

- Support 24 BPP packed data
- Panel Supports
  - Support 16-bit parallel TFT panel
  - Support 18-bit parallel TFT panel
  - Support 24-bit serial TFT panel with 8 data output pins
  - Support 24-bit parallel TFT panel
  - Support Delta RGB panel
  - Support SLCD panel
  - Support HDMI 1.4a Interface
  - Support LVDS Interface
- OSD Supports
  - Supports one single color background
  - Supports two foregrounds, and every size can be set for each foreground
  - Supports one transparency for the whole graphic
  - Supports one transparency for each pixel in one graphic
  - Supports color key and mask color key
  - Supports porter-duff blending
- Image Enhancement
  - Color space conversion: RGB to YCbCr, YCbCr to RGB
  - Support Contrast, Brightness, Hue, Saturation control
  - Support Visibility Enhance
  - Support Dither
  - Support Gamma Correction
- Image post processor(IPU)
  - Input format
    - Separate frame: YUV /YCbCr (4:2:0, 4:2:2, 4:4:4, 4:1:1), RGB888
    - Packaged data: YUV422, RGB888, RGB565, RGB555, YUV444
    - Separate frame in block format: YUV/YCbCr 420
  - Output data format
    - RGB (565, 555, 888, AAA)
    - Packaged data YUV422
  - Color convention coefficient: configurable (CSC enable)
  - Minimum input image size (pixel): 4x4
  - Maximum input image size (pixel): 8096x8096
  - Maximum output image size (pixel)
    - Width: up to 4095 (without vertical resizing)
    - up to 2048 (with vertical resizing)
    - Height: up to 4095
  - Image resizing
    - Support bilinear
    - 0 and bi-cube zooming mode
    - Up scaling ratios up to 1:31 in fractional steps with 1/32 accuracy
    - Down scaling ratios up to 31:1 in fractional steps with 1/32 accuracy

- Camera interface module
  - Input image size up to 4096x4096 pixels
  - Max. VGA for image preview
  - Max. VGA for video record
  - Integrated DMA
  - Supported data format: YCbCr 4:4:4, YCbCr 4:2:2 and other formats
  - Output format: csc mode is YCbCr 4:2:2 or YCbCr 4:2:0, bypass mode is the input data format
  - Output frame format
    - Packaged : for all data format
    - Separated: for YCbCr 4:4:4, YCbCr 4:2:2 and YCbCr 4:2:0
  - Supports ITU656 (YCbCr 4:2:2) input
  - Configurable CIM\_VSYNC and CIM\_HSYNC signals: active high/low
  - Configurable CIM\_PCLK: active edge rising/falling
  - 256x33 image data receive FIFO (RXFIFO)
  - PCLK max. 80MHz
  - Configurable output order
- AC97/I2S/SPDIF controller
  - AC-link (AC97) features
    - Up to 20 bit audio sample data sizes supported
    - DMA transfer mode supported
    - Stop serial clock supported
    - Programmable Interrupt function supported
    - Support mono PCM data to stereo PCM data expansion on audio play back
    - Support endian switch on 16-bits normal audio samples play back
    - Support variable sample rate in AC-link format
    - Multiple channel output and double rated supported for AC-link format
    - Power Down Mode and two Wake-Up modes Supported for AC-link format
  - I2S features
    - 8, 16, 18, 20 and 24 bit audio sample data sizes supported, 16 bits packed sample data is supported
    - Up to 8 channels sample data supported
    - DMA transfer mode supported
    - Stop serial clock supported
    - Programmable Interrupt function supported
    - Support share clock mode and split clock mode.
    - Support mono PCM data to stereo PCM data expansion on audio play back
    - Support endian switch on 16-bits normal audio samples play back
    - Internal programmable or external serial clock and optional system clock supported for I2S or MSB-Justified format
    - Internal I2S CODEC supported
    - Two FIFOs for transmit and receive respectively
  - SPDIF features

- 8, 16, 18, 20 and 24 bit audio sample data sizes supported
- DMA transfer mode supported
- Stop serial clock supported
- Programmable Interrupt function supported
- Support IEC60958 two-channel PCM audio
- Support IEC61937 multi-channel compressed audio
- Support consumer mode and only support transmitter mode
- Profession mode is not supported
- The User data bit is '0' as it is not supported in the chip
- Support sampling frequency from 32kHz to 192kHz
- PCM interface
  - Data starts with the frame PCMSYN or one PCMCLK later
  - Support three modes of operation for PCM
    - Short frame sync mode
    - Long frame sync mode
    - Multi-slot mode
  - Data is transferred and received with the MSB first
  - Support master mode and slave mode
  - The PCM serial output data, PCMDOUT, is clocked out using the rising edge of the PCMSCLK
  - The PCM serial input data, PCMDIN, is clocked in on the falling edge of the PCMSCLK
  - 8/16 bit sample data sizes supported
  - DMA transfer mode supported
  - Two FIFOs for transmit and receive respectively with 16 samples capacity in every direction
- Internal CODEC Interface
  - 24 bits ADC and DAC
  - Headphone load up to 16 Ohm
  - Sample frequency supported: 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k, and 96k
  - Stereo line input
  - DAC to HP path: Power consumption: 17.6mW, THD: -65dB @ 17.6mW /16Ohm
  - DAC to stereo line output path @10kOhm: SNR: 100dB A-Weighted, THD: -80dB @FS-1dB
  - Line input to ADC path: SNR: 90dB A-Weighted, THD: -80dB @FS-1dB
  - Separate power-down modes for ADC and DAC path with several shutdown modes
  - Reduction of audible glitches systems: Pop Reduction system, Soft Mute mode
  - Output short circuit protection
  - Embedded low noise Linear Regulator
  - 4 MIC in path or 4 line in path Maximum (Total 4 analog input)
  - Support Digital MIC

### 1.2.5 Memory Interface

- DDR Controller
  - Support DDR2, DDR3, DDR3L, DDR3U, mobile DDR (LPDDR), LPDDR2 memory, up to 800Mbps
  - Support x16 and x32 external DDR data width
  - Asynchronize to system bus and each port.
  - Support clock-stop mode
  - Support auto-refresh and self-refresh
  - Support power-down mode and deep-power-down mode
  - Programmable DDR timing parameters
  - Programmable DDR row and column address width and order
- Static memory interface
  - Support 6 external chip selection CS6~1#. Each bank can be configured separately
  - The size and base address of static memory banks are programmable
  - Direct interface to 8-bit bus width external memory interface devices or external static memory to each bank. Read/Write strobe setup time and hold time periods can be programmed and inserted in an access cycle to enable connection to low-speed memory
  - Wait insertion by WAIT pin
  - Automatic wait cycle insertion to prevent data bus collisions in case of consecutive memory accesses to different banks, or a read access followed by a write access to the same bank
- NAND flash interface
  - Support on CS6~CS1, sharing with static memory bank6~bank1
  - Support both of conventional NAND flash memory and Toggle NAND flash memory
  - Support most types of NAND flashes, 8-bit data access, 512B/2K/4K/8KB/16KB page size. For 512B page size, 3 and 4 address cycles are supported. For 2K/4K/8KB/16KB page size, 4 and 5 address cycles are supported
  - Support read/erase/program NAND flash memory
  - Support boot from NAND flash
- BCH Controller
  - Support up to 64-bit ECC encoding and decoding for NAND

### 1.2.6 System Functions

- Clock generation and power management
  - On-chip 12/24/48MHZ oscillator circuit
  - External 32.768KHZ input
  - One four-chip phase-locked loops (PLL) with programmable multiplier
  - CCLK, HHCLK, H2CLK, PCLK, H0CLK, DDR\_CLK, VPU\_CLK frequency can be changed separately for software by setting registers
  - SSI clock supports 50M clock
  - MSC clock supports 100M clock
  - Functional-unit clock gating

- Shut down power supply for P0, VPU, GPU, GPS, P1
- Timer and counter unit with PWM output and/or input edge counter
  - Provide eight separate channels, six of them have input signal transition edge counter
  - 16-bit A counter and 16-bit B counter with auto-reload function every channel
  - Support interrupt generation when the A counter underflows
  - Three clock sources: RTCLK (real time clock), EXCLK (external clock input), PCLK (APB Bus clock) selected with 1, 4, 16, 64, 256 and 1024 clock dividing selected
  - Every channel has PWM output
- OS timer
  - 64-bit counter and 32-bit compare register
  - Support interrupt generation when the counter matches the compare register
  - Two clock sources: RTCLK (real time clock), HCLK (system bus clock) selected with 1, 4, 16, 64, 256 and 1024 clock dividing selected
- Interrupt controller
  - Total 64 interrupt sources
  - Each interrupt source can be independently enabled
  - Priority mechanism to indicate highest priority interrupt
  - All the registers are accessed by CPU
  - Unmasked interrupts can wake up the chip in sleep mode
  - Another set of source, mask and pending registers to serve for PDMA
- Watchdog timer
  - Generates WDT reset
  - A 16-bit Data register and a 16-bit counter
  - Counter clock uses the input clock selected by software
    - PCLK, EXTAL and RTCCLK can be used as the clock for counter
    - The division ratio of the clock can be set to 1, 4, 16, 64, 256 and 1024 by software
- Direct memory access controllers
  - Support up to 32 independent DMA channels
  - Descriptor or No-Descriptor Transfer mode compatible with previous JZ SOC
  - A simple Xburst-1 CPU supports smart transfer mode controlled by programmable firmware
  - Transfer data units: 1-byte, 2-byte, 4-byte, 16-byte, 32-byte, 64-byte, 128-byte
  - Transfer number of data unit:  $1 \sim 2^{24} - 1$
  - Independent source and destination port width: 8-bit, 16-bit, 32-bit
  - Fixed three priorities of channel groups: 0~3, highest; 4~11: mid; 12~31: lowest
  - A dedicated bus interface - BIF interconnects with on-chip BCH
  - A dedicated bus interface - NIF interconnects with on-chip NEMC or off-chip NEMC.
  - An extra INTC IRQ can be bound to one programmable DMA channel
  - Dedicated Security ROM and Security RAM supporting enhanced security requirements.
- SAR A/D Controller
  - 7 Channels
  - Resolution: 12-bit
  - Integral nonlinearity:  $\pm 1$  LSB

- Differential nonlinearity:  $\pm 0.5$  LSB
- Resolution/speed: up to 2Msps
- Max Frequency: 200k
- Low power dissipation: 1.5mW(worst)
- Support 4-wire and 5-wire touch panel measurement (Through pin XP, XN, YP, YN and AUX2)
- Support multi-touch detect
- Support write control command by software
- Support voltage measurement (Through pin VBAT)
- Support two auxiliary input (Through pin AUX1, AUX2)
- Single-end and Differential Conversion Mode
- Auto X/Y, X/Y/Z1/Z2 and X/Y/Z1/Z2/X2/Y2 position measurement
- Support external touch screen controller
- Pin Description
- RTC (Real Time Clock)
  - Need external 32768Hz oscillator for 32k clock generation
  - RTCLK selectable from the oscillator or from the divided clock of EXCLK, so that 32k crystal can be absent if the hibernating mode is not needed
  - 32-bits second counter
  - Programmable and adjustable counter to generate accurate 1 Hz clock
  - Alarm interrupt, 1Hz interrupt
  - Stand alone power supply, work in hibernating mode
  - Power down controller
  - Alarm wakeup
  - External pin wakeup with up to 2s glitch filter
- OTP Slave Interface
  - Total 8K bits. Lower 192bits are read only, other higher bits are read-able and write-able
  - Support Security boot.

### 1.2.7 Peripherals

- Transport stream slave interface
  - Support both parallel mode and serial mode for TS data transfer
  - TSDI0 or TSDI7 can be used to transfer data in serial mode
  - The order of data in one byte supports LSB at first or MSB at first
  - The order of data in one word supports LSB at first or MSB at first
  - Input control signals and data can be either active high or active low
  - Support using either positive or negative edge of TSCLK
  - Support PID filtering function
  - Up to 33 PID filters can be used when PID filtering function is enabled
  - Support adding data 0 before or after transport stream
  - Support master DMA transmission
- General-Purpose I/O ports

- Each port can be configured as an input, an output or an alternate function port
- Each port can be configured as an interrupt source of low/high level or rising/falling edge triggering. Every interrupt source can be masked independently
- Each port has an internal pull-up or pull-down resistor connected. The pull-up/down resistor can be disabled
- GPIO output 6 interrupts, 1 for every group, to INTC
- SMB Controller
  - Two-wire SMB serial interface – consists of a serial data line (SDA) and a serial clock (SCL)
  - Two speeds
    - Standard mode (100 Kb/s)
    - Fast mode (400 Kb/s)
  - Device clock is identical with pclk
  - Programmable SCL generator
  - Master or slave SMB operation
  - 7-bit addressing/10-bit addressing
  - 16-level transmit and receive FIFOs
  - Interrupt operation
  - The number of devices that you can connect to the same SMB-bus is limited only by the maximum bus capacitance of 400pF
  - APB interface
  - 5 independent SMB channels (SMB0, SMB1, SMB2, SMB3, SMB4)
- Two Synchronous serial interfaces (SSI0, SSI1)
  - 3 protocols support: National's Microwire, TI's SSP, and Motorola's SPI
  - Full-duplex or transmit-only or receive-only operation
  - Programmable transfer order: MSB first or LSB first
  - 128 entries deep x 32 bits wide transmit and receive data FIFOs
  - Configurable normal transfer mode or Interval transfer mode
  - Programmable clock phase and polarity for Motorola's SSI format
  - Two slave select signal (SSI\_CE\_ / SSI\_CE2\_) supporting up to 2 slave devices
  - Back-to-back character transmission/reception mode
  - Loop back mode for testing
- Five UARTs (UART0, UART1, UART2, UART3, UART4)
  - Full-duplex operation
  - 5-, 6-, 7- or 8-bit characters with optional no parity or even or odd parity and with 1, 1½, or 2 stop bits
  - 64x8 bit transmit FIFO and 64x11bit receive FIFO
  - Independently controlled transmit, receive (data ready or timeout), line status interrupts
  - Internal diagnostic capability Loopback control and break, parity, overrun and framing-error is provided
  - Separate DMA requests for transmit and receive data services in FIFO mode
  - Supports modem flow control by software or hardware
  - Slow infrared asynchronous interface that conforms to IrDA specification

- Three MMC/SD/SDIO controllers (MSC0, MSC1, MSC2)
  - Fully compatible with the MMC System Specification version 4.2
  - Support SD Specification 3.0
  - Support SD I/O Specification 1.0 with 1 command channel and 4 data channels
  - Consumer Electronics Advanced Transport Architecture (CE-ATA – version 1.1)
  - Maximum data rate is 50MBps
  - Support MMC data width 1bit ,4bit and 8bit
  - Built-in programmable frequency divider for MMC/SD bus
  - Built-in Special Descriptor DMA
  - Maskable hardware interrupt for SDIO interrupt, internal status and FIFO status
  - 128 x 32 built-in data FIFO
  - Multi-SD function support including multiple I/O and combined I/O and memory
  - IRQ supported enable card to interrupt MMC/SD controller
  - Single or multi block access to the card including erase operation
  - Stream access to the MMC card
  - Supports SDIO read wait, interrupt detection during 1-bit or 4-bit access
  - Supports CE-ATA digital protocol commands
  - Support Command Completion Signal and interrupt to CPU
  - Command Completion Signal disable feature
  - The maximum block length is 4096bytes
- USB 2.0 host interface
  - Open Host Controller Interface (OHCI/EHCI)-compatible and USB Revision 1.1/2.0-compatible
  - High speed, Full speed and low speed
  - Embedded USB 2.0 PHY
- USB 2.0 OTG interface
  - Complies with the USB 2.0 standard for high-speed (480 Mbps) functions and with the On-The-Go supplement to the USB 2.0 specification
  - Operates either as the function controller of a high- /full-speed USB peripheral or as the host/peripheral in point-to-point or multi-point communications with other USB functions
  - Supports Session Request Protocol (SRP) and Host Negotiation Protocol (HNP)
  - UTMI+ Level 3 Transceiver Interface
  - Soft connect/disconnect
  - 16 Endpoints:
  - Dedicate FIFO
  - Supports control, interrupt, ISO and bulk transfer

### 1.2.8 Bootrom

16kB Boot ROM memory

### 1.3 Characteristic

| Item                 | Characteristic  |
|----------------------|---|
| Process Technology   | 40nm CMOS low power   |
| Power supply voltage | General purpose I/O: 1.6~3.6V<br>DDR I/O for DDR2: 1.8V± 0.1V<br>DDR I/O for DDR3: 1.5V± 0.075V<br>DDR I/O for DDR3L: 1.35V± 0.1V<br>DDR I/O for DDR3U: 1.25V± 0.06V<br>DDR I/O for LPDDR: 1.8V± 0.15V<br>DDR I/O for LPDDR2: 1.2V± 0.1V<br>RTC I/O: 1.8V~3.6V<br>EFUSE programming: 2.5V± 10%<br>Analog power supply 1: 2.5V± 10%<br>Analog power supply 2: 3.3V± 10%<br>Core: 1.1 -0.1/+0.2 V |
| Package              | BGA390 17mm x 17mm x 1.1mm, 0.8mm pitch   |
| Operating frequency  | 1.2GHz  |

## 2 Packaging and Pinout Information

### 2.1 Overview

JZ4780 processor is offered in 390-pin LFBGA package, which is 17mm x 17mm x 1.1mm outline, 21 x 21 matrix ball grid array and 0.8mm ball pitch, show in Figure 2-1. The JZ4780 pin to ball assignment is show in Figure 2-2.

The detailed pin description is listed in Table 2-1~Table 2-28.

### 2.2 Solder Process

JZ4780 package is lead-free. It's reflow profile follows the IPC/JEDEC lead-free reflow profile as contained in [J-STD-020C](#).

### 2.3 Moisture Sensitivity Level

JZ4780 package moisture sensitivity is level 3.

## 2.4 JZ4780 Package




Figure 2-1 JZ4780 package outline drawing

**NOTES: UNLESS OTHERWISE SPECIFIED**

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M-1994
2. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C
3. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALL
4. REFERENCE SPECIFICATIONS:
  - A. AWW SPEC #001-0531-2234: PACKING OPERATION PROCEDURE
  - B. AWW SPEC #001-0519-2062: MARKING

| JZ4780 Ball Assignment Ver1.0<br>BG_A390_1.7mm X_7mm Y_4mm, 0.8pitch, top view |             |             |             |             |             |             |             |             |             |              |              |              |              |              |              |              |              |              |              |              |              |
|--|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| 0  | 1           | 2           | 3           | 4           | 5           | 6           | 7           | 8           | 9           | 10           | 11           | 12           | 13           | 14           | 15           | 16           | 17           | 18           | 19           | 20           | 21           |
| A_CEO_SS10   | DMD0        | DQ1         | DQ3         | DQ50        | DQ8         | DQ11        | DQ12        | CIN         | DM2         | DQ21         | DQ25         | DQ3N         | DQ30         | DQ28         | DQ29         | DQ31         | LCD_R5_P02   | LCD_R1_P02   |              |              |              |
| B_SA3_P03  | RD_PA16     | DQ0         | DQ2         | DQ4         | DQ6         | DM1         | DQ10        | DQ13        | CK          | DQ16         | DQ19         | DQS2         | DM3          | DQ26         | DQS3         | DQ29         | LCD_RS_P02   | LCD_RS_P02   |              |              |              |
| C_FIE_MSC0   | S02_S01_DL  | S02_P002    | WE_PA17     | CSN0        | DQS1N       | DQ5         | DQ7         | DQS1        | DQ14        | DQ15         | DQ17         | DQ18         | DQ20         | DQ23         | DQ24         | DQ27         | A2           | LCD_R2_P02   | LCD_R2_P02   |              |              |
| D_FIE_MSC  | SAT_AL_PB   | SS0_D1_P0A  | ZQ          | CKE         | BA1         | A0          | A5          | A7          | A8          | A14          | A13          | A12          | A11          | A1           | A3           | A10          | RASN         | LCD_R4_P04   | LCD_R4_P04   | LCD_G7_P01   | LCD_G7_P01   |
| E_DTS_PA9  | MSC0_00     | S00_WA1_P0  | S00_DR_P0   | CS4_MSC0_01 | S05_SS0_CL  | CS8_R0WR    | P26         | VREF0       |             |              |              |              |              |              |              |              |              | LCD_R3_P03   | LCD_R3_P03   | LCD_B7_P02   | LCD_B7_P02   |
| F_P03  | 0_RST_PA    | SD1_P021    | SD2_P05     | SD3_P04     | SD4_MSC0_02 | SD5_MSC0_03 | SD6_MSC0_04 | SD7_MSC0_05 | SD8_MSC0_06 | SD9_MSC0_07  | SD10_MSC0_08 | SD11_MSC0_09 | SD12_MSC0_10 | SD13_MSC0_11 | SD14_MSC0_12 | SD15_MSC0_13 | VREF2        | LCD_R6_P02   | LCD_G1_P01   | LCD_B6_P06   | LCD_B6_P06   |
| G_N0S_S_P02  | SD1_MSC0_05 | SD2_MSC0_06 | SD3_MSC0_07 | SD4_MSC0_08 | SD5_MSC0_09 | SD6_MSC0_10 | SD7_MSC0_11 | SD8_MSC0_12 | SD9_MSC0_13 | SD10_MSC0_14 | SD11_MSC0_15 | SD12_MSC0_16 | SD13_MSC0_17 | SD14_MSC0_18 | SD15_MSC0_19 | SD16_MSC0_20 | LCD_B5_P01   | LCD_B5_P01   | LCD_B5_P06   | LCD_B5_P06   |              |
| H_SD2_P042   | SD3_P042    | SD4_P042    | SD5_P042    | SD6_P042    | SD7_P042    | SD8_P042    | SD9_P042    | SD10_P042   | SD11_P042   | SD12_P042    | SD13_P042    | SD14_P042    | SD15_P042    | SD16_P042    | SD17_P042    | SD18_P042    | SD19_P042    | LCD_B4_P04   | LCD_B4_P04   | LCD_HSYN_P   | LCD_HSYN_P   |
| I_P03  | SD1_P044    | SD2_P044    | SD3_P044    | SD4_P044    | SD5_P044    | SD6_P044    | SD7_P044    | SD8_P044    | SD9_P044    | SD10_P044    | SD11_P044    | SD12_P044    | SD13_P044    | SD14_P044    | SD15_P044    | SD16_P044    | SD17_P044    | SD18_P044    | SD19_P044    | SD20_P044    | SD21_P044    |
| J_SD0_P0400  | SD1_P0400   | SD2_P0400   | SD3_P0400   | SD4_P0400   | SD5_P0400   | SD6_P0400   | SD7_P0400   | SD8_P0400   | SD9_P0400   | SD10_P0400   | SD11_P0400   | SD12_P0400   | SD13_P0400   | SD14_P0400   | SD15_P0400   | SD16_P0400   | SD17_P0400   | SD18_P0400   | SD19_P0400   | SD20_P0400   | SD21_P0400   |
| K_P031   | SD0_SCK_P01 | SD1_SCK_P01 | SD2_SCK_P01 | SD3_SCK_P01 | SD4_SCK_P01 | SD5_SCK_P01 | SD6_SCK_P01 | SD7_SCK_P01 | SD8_SCK_P01 | SD9_SCK_P01  | SD10_SCK_P01 | SD11_SCK_P01 | SD12_SCK_P01 | SD13_SCK_P01 | SD14_SCK_P01 | SD15_SCK_P01 | SD16_SCK_P01 | SD17_SCK_P01 | SD18_SCK_P01 | SD19_SCK_P01 | SD20_SCK_P01 |
| L_P030   | SD0_SDA_P01 | SD1_SDA_P01 | SD2_SDA_P01 | SD3_SDA_P01 | SD4_SDA_P01 | SD5_SDA_P01 | SD6_SDA_P01 | SD7_SDA_P01 | SD8_SDA_P01 | SD9_SDA_P01  | SD10_SDA_P01 | SD11_SDA_P01 | SD12_SDA_P01 | SD13_SDA_P01 | SD14_SDA_P01 | SD15_SDA_P01 | SD16_SDA_P01 | SD17_SDA_P01 | SD18_SDA_P01 | SD19_SDA_P01 | SD20_SDA_P01 |
| M_P03  | SD0_M2_P03  | SD1_M2_P03  | SD2_M2_P03  | SD3_M2_P03  | SD4_M2_P03  | SD5_M2_P03  | SD6_M2_P03  | SD7_M2_P03  | SD8_M2_P03  | SD9_M2_P03   | SD10_M2_P03  | SD11_M2_P03  | SD12_M2_P03  | SD13_M2_P03  | SD14_M2_P03  | SD15_M2_P03  | SD16_M2_P03  | SD17_M2_P03  | SD18_M2_P03  | SD19_M2_P03  | SD20_M2_P03  |
| N_P031   | SD0_A_P01   | SD1_A_P01   | SD2_A_P01   | SD3_A_P01   | SD4_A_P01   | SD5_A_P01   | SD6_A_P01   | SD7_A_P01   | SD8_A_P01   | SD9_A_P01    | SD10_A_P01   | SD11_A_P01   | SD12_A_P01   | SD13_A_P01   | SD14_A_P01   | SD15_A_P01   | SD16_A_P01   | SD17_A_P01   | SD18_A_P01   | SD19_A_P01   | SD20_A_P01   |
| O_P03  | SD0_E_P01   | SD1_E_P01   | SD2_E_P01   | SD3_E_P01   | SD4_E_P01   | SD5_E_P01   | SD6_E_P01   | SD7_E_P01   | SD8_E_P01   | SD9_E_P01    | SD10_E_P01   | SD11_E_P01   | SD12_E_P01   | SD13_E_P01   | SD14_E_P01   | SD15_E_P01   | SD16_E_P01   | SD17_E_P01   | SD18_E_P01   | SD19_E_P01   | SD20_E_P01   |
| P_P03  | SD0_L_P01   | SD1_L_P01   | SD2_L_P01   | SD3_L_P01   | SD4_L_P01   | SD5_L_P01   | SD6_L_P01   | SD7_L_P01   | SD8_L_P01   | SD9_L_P01    | SD10_L_P01   | SD11_L_P01   | SD12_L_P01   | SD13_L_P01   | SD14_L_P01   | SD15_L_P01   | SD16_L_P01   | SD17_L_P01   | SD18_L_P01   | SD19_L_P01   | SD20_L_P01   |
| Q_P03  | SD0_U_P01   | SD1_U_P01   | SD2_U_P01   | SD3_U_P01   | SD4_U_P01   | SD5_U_P01   | SD6_U_P01   | SD7_U_P01   | SD8_U_P01   | SD9_U_P01    | SD10_U_P01   | SD11_U_P01   | SD12_U_P01   | SD13_U_P01   | SD14_U_P01   | SD15_U_P01   | SD16_U_P01   | SD17_U_P01   | SD18_U_P01   | SD19_U_P01   | SD20_U_P01   |
| R_P03  | SD0_C_P01   | SD1_C_P01   | SD2_C_P01   | SD3_C_P01   | SD4_C_P01   | SD5_C_P01   | SD6_C_P01   | SD7_C_P01   | SD8_C_P01   | SD9_C_P01    | SD10_C_P01   | SD11_C_P01   | SD12_C_P01   | SD13_C_P01   | SD14_C_P01   | SD15_C_P01   | SD16_C_P01   | SD17_C_P01   | SD18_C_P01   | SD19_C_P01   | SD20_C_P01   |
| S_P03  | SD0_D_P01   | SD1_D_P01   | SD2_D_P01   | SD3_D_P01   | SD4_D_P01   | SD5_D_P01   | SD6_D_P01   | SD7_D_P01   | SD8_D_P01   | SD9_D_P01    | SD10_D_P01   | SD11_D_P01   | SD12_D_P01   | SD13_D_P01   | SD14_D_P01   | SD15_D_P01   | SD16_D_P01   | SD17_D_P01   | SD18_D_P01   | SD19_D_P01   | SD20_D_P01   |
| T_P03  | SD0_S01     | SD1_S01     | SD2_S01     | SD3_S01     | SD4_S01     | SD5_S01     | SD6_S01     | SD7_S01     | SD8_S01     | SD9_S01      | SD10_S01     | SD11_S01     | SD12_S01     | SD13_S01     | SD14_S01     | SD15_S01     | SD16_S01     | SD17_S01     | SD18_S01     | SD19_S01     | SD20_S01     |
| U_P03  | SD0_D01     | SD1_D01     | SD2_D01     | SD3_D01     | SD4_D01     | SD5_D01     | SD6_D01     | SD7_D01     | SD8_D01     | SD9_D01      | SD10_D01     | SD11_D01     | SD12_D01     | SD13_D01     | SD14_D01     | SD15_D01     | SD16_D01     | SD17_D01     | SD18_D01     | SD19_D01     | SD20_D01     |
| V_P03  | SD0_D1      | SD1_D1      | SD2_D1      | SD3_D1      | SD4_D1      | SD5_D1      | SD6_D1      | SD7_D1      | SD8_D1      | SD9_D1       | SD10_D1      | SD11_D1      | SD12_D1      | SD13_D1      | SD14_D1      | SD15_D1      | SD16_D1      | SD17_D1      | SD18_D1      | SD19_D1      | SD20_D1      |
| W_P03  | SD0_S2      | SD1_S2      | SD2_S2      | SD3_S2      | SD4_S2      | SD5_S2      | SD6_S2      | SD7_S2      | SD8_S2      | SD9_S2       | SD10_S2      | SD11_S2      | SD12_S2      | SD13_S2      | SD14_S2      | SD15_S2      | SD16_S2      | SD17_S2      | SD18_S2      | SD19_S2      | SD20_S2      |
| X_P03  | SD0_D2      | SD1_D2      | SD2_D2      | SD3_D2      | SD4_D2      | SD5_D2      | SD6_D2      | SD7_D2      | SD8_D2      | SD9_D2       | SD10_D2      | SD11_D2      | SD12_D2      | SD13_D2      | SD14_D2      | SD15_D2      | SD16_D2      | SD17_D2      | SD18_D2      | SD19_D2      | SD20_D2      |
| Y_P03  | SD0_S3      | SD1_S3      | SD2_S3      | SD3_S3      | SD4_S3      | SD5_S3      | SD6_S3      | SD7_S3      | SD8_S3      | SD9_S3       | SD10_S3      | SD11_S3      | SD12_S3      | SD13_S3      | SD14_S3      | SD15_S3      | SD16_S3      | SD17_S3      | SD18_S3      | SD19_S3      | SD20_S3      |
| Z_P03  | SD0_D3      | SD1_D3      | SD2_D3      | SD3_D3      | SD4_D3      | SD5_D3      | SD6_D3      | SD7_D3      | SD8_D3      | SD9_D3       | SD10_D3      | SD11_D3      | SD12_D3      | SD13_D3      | SD14_D3      | SD15_D3      | SD16_D3      | SD17_D3      | SD18_D3      | SD19_D3      | SD20_D3      |
| A_P03  | SD0_S4      | SD1_S4      | SD2_S4      | SD3_S4      | SD4_S4      | SD5_S4      | SD6_S4      | SD7_S4      | SD8_S4      | SD9_S4       | SD10_S4      | SD11_S4      | SD12_S4      | SD13_S4      | SD14_S4      | SD15_S4      | SD16_S4      | SD17_S4      | SD18_S4      | SD19_S4      | SD20_S4      |
| B_P03  | SD0_D4      | SD1_D4      | SD2_D4      | SD3_D4      | SD4_D4      | SD5_D4      | SD6_D4      | SD7_D4      | SD8_D4      | SD9_D4       | SD10_D4      | SD11_D4      | SD12_D4      | SD13_D4      | SD14_D4      | SD15_D4      | SD16_D4      | SD17_D4      | SD18_D4      | SD19_D4      | SD20_D4      |
| C_P03  | SD0_S5      | SD1_S5      | SD2_S5      | SD3_S5      | SD4_S5      | SD5_S5      | SD6_S5      | SD7_S5      | SD8_S5      | SD9_S5       | SD10_S5      | SD11_S5      | SD12_S5      | SD13_S5      | SD14_S5      | SD15_S5      | SD16_S5      | SD17_S5      | SD18_S5      | SD19_S5      | SD20_S5      |
| D_P03  | SD0_D5      | SD1_D5      | SD2_D5      | SD3_D5      | SD4_D5      | SD5_D5      | SD6_D5      | SD7_D5      | SD8_D5      | SD9_D5       | SD10_D5      | SD11_D5      | SD12_D5      | SD13_D5      | SD14_D5      | SD15_D5      | SD16_D5      | SD17_D5      | SD18_D5      | SD19_D5      | SD20_D5      |
| E_P03  | SD0_S6      | SD1_S6      | SD2_S6      | SD3_S6      | SD4_S6      | SD5_S6      | SD6_S6      | SD7_S6      | SD8_S6      | SD9_S6       | SD10_S6      | SD11_S6      | SD12_S6      | SD13_S6      | SD14_S6      | SD15_S6      | SD16_S6      | SD17_S6      | SD18_S6      | SD19_S6      | SD20_S6      |
| F_P03  | SD0_D6      | SD1_D6      | SD2_D6      | SD3_D6      | SD4_D6      | SD5_D6      | SD6_D6      | SD7_D6      | SD8_D6      | SD9_D6       | SD10_D6      | SD11_D6      | SD12_D6      | SD13_D6      | SD14_D6      | SD15_D6      | SD16_D6      | SD17_D6      | SD18_D6      | SD19_D6      | SD20_D6      |
| G_P03  | SD0_S7      | SD1_S7      | SD2_S7      | SD3_S7      | SD4_S7      | SD5_S7      | SD6_S7      | SD7_S7      | SD8_S7      | SD9_S7       | SD10_S7      | SD11_S7      | SD12_S7      | SD13_S7      | SD14_S7      | SD15_S7      | SD16_S7      | SD17_S7      | SD18_S7      | SD19_S7      | SD20_S7      |
| H_P03  | SD0_D7      | SD1_D7      | SD2_D7      | SD3_D7      | SD4_D7      | SD5_D7      | SD6_D7      | SD7_D7      | SD8_D7      | SD9_D7       | SD10_D7      | SD11_D7      | SD12_D7      | SD13_D7      | SD14_D7      | SD15_D7      | SD16_D7      | SD17_D7      | SD18_D7      | SD19_D7      | SD20_D7      |
| I_P03  | SD0_S8      | SD1_S8      | SD2_S8      | SD3_S8      | SD4_S8      | SD5_S8      | SD6_S8      | SD7_S8      | SD8_S8      | SD9_S8       | SD10_S8      | SD11_S8      | SD12_S8      | SD13_S8      | SD14_S8      | SD15_S8      | SD16_S8      | SD17_S8      | SD18_S8      | SD19_S8      | SD20_S8      |
| J_P03  | SD0_D8      | SD1_D8      | SD2_D8      | SD3_D8      | SD4_D8      | SD5_D8      | SD6_D8      | SD7_D8      | SD8_D8      | SD9_D8       | SD10_D8      | SD11_D8      | SD12_D8      | SD13_D8      | SD14_D8      | SD15_D8      | SD16_D8      | SD17_D8      | SD18_D8      | SD19_D8      | SD20_D8      |
| K_P03  | SD0_S9      | SD1_S9      | SD2_S9      | SD3_S9      | SD4_S9      | SD5_S9      | SD6_S9      | SD7_S9      | SD8_S9      | SD9_S9       | SD10_S9      | SD11_S9      | SD12_S9      | SD13_S9      | SD14_S9      | SD15_S9      | SD16_S9      | SD17_S9      | SD18_S9      | SD19_S9      | SD20_S9      |
| L_P03  | SD0_D9      | SD1_D9      | SD2_D9      | SD3_D9      | SD4_D9      | SD5_D9      | SD6_D9      | SD7_D9      | SD8_D9      | SD9_D9       | SD10_D9      | SD11_D9      | SD12_D9      | SD13_D9      | SD14_D9      | SD15_D9      | SD16_D9      | SD17_D9      | SD18_D9      | SD19_D9      | SD20_D9      |
| M_P03  | SD0_S10     | SD1_S10     | SD2_S10     | SD3_S10     | SD4_S10     | SD5_S10     | SD6_S10     | SD7_S10     | SD8_S10     | SD9_S10      | SD10_S10     | SD11_S10     | SD12_S10     | SD13_S10     | SD14_S10     | SD15_S10     | SD16_S10     | SD17_S10     | SD18_S10     | SD19_S10     | SD20_S10     |
| N_P03  | SD0_D10     | SD1_D10     | SD2_D10     | SD3_D10     | SD4_D10     | SD5_D10     | SD6_D10     | SD7_D10     | SD8_D10     | SD9_D10      | SD10_D10     | SD11_D10     | SD12_D10     | SD13_D10     | SD14_D10     | SD15_D10     | SD16_D10     | SD17_D10     | SD18_D10     | SD19_D10     | SD20_D10     |
| O_P03  | SD0_S11     | SD1_S11     | SD2_S11     | SD3_S11     | SD4_S11     | SD5_S11     | SD6_S11     | SD7_S11     | SD8_S11     | SD9_S11      | SD10_S11     | SD11_S11     | SD12_S11     | SD13_S11     | SD14_S11     | SD15_S11     | SD16_S11     | SD17_S11     | SD18_S11     | SD19_S11     | SD20_S11     |
| P_P03  | SD0_D11     | SD1_D11     | SD2_D11     | SD3_D11     | SD4_D11     | SD5_D11     | SD6_D11     | SD7_D11     | SD8_D11     | SD9_D11      | SD10_D11     | SD11_D11     | SD12_D11     | SD13_D11     | SD14_D11     | SD15_D11     | SD16_D11     | SD17_D11     | SD18_D11     | SD19_D11     | SD20_D11     |
| Q_P03  | SD0_S12     | SD1_S12     | SD2_S12     | SD3_S12     | SD4_S12     | SD5_S12     | SD6_S12     | SD7_S12     | SD8_S12     | SD9_S12      | SD10_S12     | SD11_S12     | SD12_S12     | SD13_S12     | SD14_S12     | SD15_S12     | SD16_S12     | SD17_S12     | SD18_S12     | SD19_S12     | SD20_S12     |
| R_P03  | SD0_D12     | SD1_D12     | SD2_D12     | SD3_D12     | SD4_D12     | SD5_D12     | SD6_D12     | SD7_D12     | SD8_D12     | SD9_D12      | SD10_D12     | SD11_D12     | SD12_D12     | SD13_D12     | SD14_D12     | SD15_D12     | SD16_D12     | SD17_D12     | SD18_D12     | SD19_D12     | SD20_D12     |
| S_P03  | SD0_S13     | SD1_S13     | SD2_S13     | SD3_S13     | SD4_S13     | SD5_S13     | SD6_S13     | SD7_S13     | SD8_S13     | SD9_S13      | SD10_S13     | SD11_S13     | SD12_S13     | SD13_S13     | SD14_S13     | SD15_S13     | SD16_S13     | SD17_S13     | SD18_S13     | SD19_S13     | SD20_S13     |
| T_P03  | SD0_D13     | SD1_D13     | SD2_D13     | SD3_D13     | SD4_D13     | SD5_D13     |             |             |             |              |              |              |              |              |              |              |              |              |              |              |              |

## 2.5 Pin Description<sup>[1][2]</sup>

### 2.5.1 DDR

Table 2-1 DDR(mDDR, DDR2, LPDDR2, DDR3) Pins (77)

| Pin Names | IO | Loc | IO Cell Char.      | Pin Description           | Power              |
|-----------|----|-----|--------------------|---------------------------|--------------------|
| DQ0       | IO | B3  | Bi-dir, Single-end | DQ0: DDR data bus bit 0   | VDD <sub>MEM</sub> |
| DQ1       | IO | A3  | Bi-dir, Single-end | DQ1: DDR data bus bit 1   | VDD <sub>MEM</sub> |
| DQ2       | IO | B4  | Bi-dir, Single-end | DQ2: DDR data bus bit 2   | VDD <sub>MEM</sub> |
| DQ3       | IO | A4  | Bi-dir, Single-end | DQ3: DDR data bus bit 3   | VDD <sub>MEM</sub> |
| DQ4       | IO | B5  | Bi-dir, Single-end | DQ4: DDR data bus bit 4   | VDD <sub>MEM</sub> |
| DQ5       | IO | C6  | Bi-dir, Single-end | DQ5: DDR data bus bit 5   | VDD <sub>MEM</sub> |
| DQ6       | IO | B6  | Bi-dir, Single-end | DQ6: DDR data bus bit 6   | VDD <sub>MEM</sub> |
| DQ7       | IO | C7  | Bi-dir, Single-end | DQ7: DDR data bus bit 7   | VDD <sub>MEM</sub> |
| DQ8       | IO | A7  | Bi-dir, Single-end | DQ8: DDR data bus bit 8   | VDD <sub>MEM</sub> |
| DQ9       | IO | C8  | Bi-dir, Single-end | DQ9: DDR data bus bit 9   | VDD <sub>MEM</sub> |
| DQ10      | IO | B8  | Bi-dir, Single-end | DQ10: DDR data bus bit 10 | VDD <sub>MEM</sub> |
| DQ11      | IO | A8  | Bi-dir, Single-end | DQ11: DDR data bus bit 11 | VDD <sub>MEM</sub> |
| DQ12      | IO | A10 | Bi-dir, Single-end | DQ12: DDR data bus bit 12 | VDD <sub>MEM</sub> |
| DQ13      | IO | B10 | Bi-dir, Single-end | DQ13: DDR data bus bit 13 | VDD <sub>MEM</sub> |
| DQ14      | IO | C10 | Bi-dir, Single-end | DQ14: DDR data bus bit 14 | VDD <sub>MEM</sub> |
| DQ15      | IO | C11 | Bi-dir, Single-end | DQ15: DDR data bus bit 15 | VDD <sub>MEM</sub> |
| DQ16      | IO | B12 | Bi-dir, Single-end | DQ16: DDR data bus bit 16 | VDD <sub>MEM</sub> |
| DQ17      | IO | C12 | Bi-dir, Single-end | DQ17: DDR data bus bit 17 | VDD <sub>MEM</sub> |
| DQ18      | IO | C13 | Bi-dir, Single-end | DQ18: DDR data bus bit 18 | VDD <sub>MEM</sub> |
| DQ19      | IO | B13 | Bi-dir, Single-end | DQ19: DDR data bus bit 19 | VDD <sub>MEM</sub> |
| DQ20      | IO | C14 | Bi-dir, Single-end | DQ20: DDR data bus bit 20 | VDD <sub>MEM</sub> |
| DQ21      | IO | A15 | Bi-dir, Single-end | DQ21: DDR data bus bit 21 | VDD <sub>MEM</sub> |
| DQ22      | IO | B15 | Bi-dir, Single-end | DQ22: DDR data bus bit 22 | VDD <sub>MEM</sub> |
| DQ23      | IO | C15 | Bi-dir, Single-end | DQ23: DDR data bus bit 23 | VDD <sub>MEM</sub> |
| DQ24      | IO | C16 | Bi-dir, Single-end | DQ24: DDR data bus bit 24 | VDD <sub>MEM</sub> |
| DQ25      | IO | A17 | Bi-dir, Single-end | DQ25: DDR data bus bit 25 | VDD <sub>MEM</sub> |
| DQ26      | IO | B17 | Bi-dir, Single-end | DQ26: DDR data bus bit 26 | VDD <sub>MEM</sub> |
| DQ27      | IO | C17 | Bi-dir, Single-end | DQ27: DDR data bus bit 27 | VDD <sub>MEM</sub> |
| DQ28      | IO | A19 | Bi-dir, Single-end | DQ28: DDR data bus bit 28 | VDD <sub>MEM</sub> |
| DQ29      | IO | B19 | Bi-dir, Single-end | DQ29: DDR data bus bit 29 | VDD <sub>MEM</sub> |
| DQ30      | IO | A20 | Bi-dir, Single-end | DQ30: DDR data bus bit 30 | VDD <sub>MEM</sub> |
| DQ31      | IO | B20 | Bi-dir, Single-end | DQ31: DDR data bus bit 31 | VDD <sub>MEM</sub> |
| A0        | O  | D7  | Output, Single-end | A0: DDR address bus bit 0 | VDD <sub>MEM</sub> |
| A1        | O  | D15 | Output, Single-end | A1: DDR address bus bit 1 | VDD <sub>MEM</sub> |
| A2        | O  | C18 | Output, Single-end | A2: DDR address bus bit 2 | VDD <sub>MEM</sub> |
| A3        | O  | D16 | Output, Single-end | A3: DDR address bus bit 3 | VDD <sub>MEM</sub> |
| A4        | O  | E8  | Output, Single-end | A4: DDR address bus bit 4 | VDD <sub>MEM</sub> |
| A5        | O  | D8  | Output, Single-end | A5: DDR address bus bit 5 | VDD <sub>MEM</sub> |
| A6        | O  | E9  | Output, Single-end | A6: DDR address bus bit 6 | VDD <sub>MEM</sub> |
| A7        | O  | D9  | Output, Single-end | A7: DDR address bus bit 7 | VDD <sub>MEM</sub> |
| A8        | O  | D10 | Output, Single-end | A8: DDR address bus bit 8 | VDD <sub>MEM</sub> |
| A9        | O  | E10 | Output, Single-end | A9: DDR address bus bit 9 | VDD <sub>MEM</sub> |

| Pin Names | IO  | Loc | IO Cell Char.        | Pin Description  | Power                |
|-----------|-----|-----|----------------------|--|----------------------|
| A10       | O   | D17 | Output, Single-end   | A10: DDR address bus bit 10  | VDD <sub>MEM</sub>   |
| A11       | O   | D14 | Output, Single-end   | A11: DDR address bus bit 11  | VDD <sub>MEM</sub>   |
| A12       | O   | D13 | Output, Single-end   | A12: DDR address bus bit 12  | VDD <sub>MEM</sub>   |
| A13       | O   | D12 | Output, Single-end   | A13: DDR address bus bit 13  | VDD <sub>MEM</sub>   |
| A14       | O   | D11 | Output, Single-end   | A14: DDR address bus bit 14  | VDD <sub>MEM</sub>   |
| A15       | O   | E11 | Output, Single-end   | A15: DDR address bus bit 15  | VDD <sub>MEM</sub>   |
| CSN0      | O   | C4  | Output, Single-end   | CSN0: DDR chip select 0  | VDD <sub>MEM</sub>   |
| CSN1      | O   | E5  | Output, Single-end   | CSN1: DDR chip select 1  | VDD <sub>MEM</sub>   |
| RASN      | O   | D18 | Output, Single-end   | RASN: DDR row address strobe   | VDD <sub>MEM</sub>   |
| CASN      | O   | E6  | Output, Single-end   | CASN: DDR column address strobe  | VDD <sub>MEM</sub>   |
| WEN       | O   | E15 | Output, Single-end   | WEN: DDR write enable  | VDD <sub>MEM</sub>   |
| DQS0      | IO  | A5  | Bi-dir, Differential | DQS0: DDR data byte 0 strobe positive  | VDD <sub>MEM</sub>   |
| DQS0N     | IO  | C5  | Bi-dir, Differential | DQS0N: DDR data byte 0 strobe negative for differential. Use this pin for differential DQS signal. | VDD <sub>MEM</sub>   |
| DQS1      | IO  | C9  | Bi-dir, Differential | DQS1: DDR data byte 1 strobe positive  | VDD <sub>MEM</sub>   |
| DQS1N     | IO  | B9  | Bi-dir, Differential | DQS1N: DDR data byte 1 strobe negative for differential.   | VDD <sub>MEM</sub>   |
| DQS2      | IO  | B14 | Bi-dir, Differential | DQS2: DDR data byte 2 strobe positive  | VDD <sub>MEM</sub>   |
| DQS2N     | IO  | A14 | Bi-dir, Differential | DQS2N: DDR data byte 2 strobe negative for differential.   | VDD <sub>MEM</sub>   |
| DQS3      | IO  | B18 | Bi-dir, Differential | DQS3: DDR data byte 3 strobe positive  | VDD <sub>MEM</sub>   |
| DQS3N     | IO  | A18 | Bi-dir, Differential | DQS3N: DDR data byte 3 strobe negative for differential.   | VDD <sub>MEM</sub>   |
| DM0       | O   | A2  | Output, Single-end   | DM0: DDR data byte 0 mask  | VDD <sub>MEM</sub>   |
| DM1       | O   | B7  | Output, Single-end   | DM1: DDR data byte 1 mask  | VDD <sub>MEM</sub>   |
| DM2       | O   | A12 | Output, Single-end   | DM2: DDR data byte 2 mask  | VDD <sub>MEM</sub>   |
| DM3       | O   | B16 | Output, Single-end   | DM3: DDR data byte 3 mask  | VDD <sub>MEM</sub>   |
| BA0       | O   | E7  | Output, Single-end   | BA0: DDR address bus bank 0  | VDD <sub>MEM</sub>   |
| BA1       | O   | D6  | Output, Single-end   | BA1: DDR address bus bank 1  | VDD <sub>MEM</sub>   |
| BA2       | O   | E14 | Output, Single-end   | BA2: DDR address bus bank 2  | VDD <sub>MEM</sub>   |
| CK        | O   | B11 | Output, Differential | CK: DDR clock  | VDD <sub>MEM</sub>   |
| CKN       | O   | A11 | Output, Differential | CKN: DDR inverse clock   | VDD <sub>MEM</sub>   |
| CKE       | O   | D5  | Output, Single-end   | CKE: DDR clock enable  | VDD <sub>MEM</sub>   |
| ODT0      | O   | E16 | Output, Single-end   | ODT0: DDR rank 0 On-die termination (for CSN0)   | VDD <sub>MEM</sub>   |
| RSTN      | O   | E17 | Output, Single-end   | RSTN: DDR3 reset pin   | VDD <sub>MEM</sub>   |
| VREF0     | AI  | F6  |                      | VREF0: DDR/DDR2/DDR3 input reference voltage   | VDD <sub>MEM/2</sub> |
| VREF1     | AI  | E13 |                      | VREF1: DDR/DDR2/DDR3 input reference voltage   | VDD <sub>MEM/2</sub> |
| VREF2     | AI  | F16 |                      | VREF2: DDR/DDR2/DDR3 input reference voltage   | VDD <sub>MEM/2</sub> |
| ZQ        | AIO | D4  |                      | ZQ: DDR3 External reference which is connected to a 240ohm resister to VSSIOm                      |                      |

## 2.5.2 BOOT and storage

Table2-2 Static-Memory/MSC0/SPI0/DMA/1WIRE Pins (28; all GPIO shared: PA0~7, PA16~29, PB0~5)

| Pin Names  | IO       | Loc | IO Cell Char.     | Pin Description  | Power  |
|------------|----------|-----|-------------------|--|--------|
| SD0<br>PA0 | IO<br>IO | J2  | 8mA,<br>pullup-pe | SD0: Static memory data bus bit 0<br>PA0: GPIO group A bit 0 | VDDIOn |

| Pin Names                                  | IO                 | Loc | IO Cell Char.                  | Pin Description   | Power  |
|--|--------------------|-----|--------------------------------|---|--------|
| SD1<br>PA1                                 | IO<br>IO           | J3  | 8mA,<br>pullup-pe              | SD1: Static memory data bus bit 1<br>PA1: GPIO group A bit 1  | VDDIOn |
| SD2<br>PA2                                 | IO<br>IO           | H1  | 8mA,<br>pullup-pe              | SD2: Static memory data bus bit 2<br>PA2: GPIO group A bit 2  | VDDIOn |
| SD3<br>PA3                                 | IO<br>IO           | H2  | 8mA,<br>pullup-pe              | SD3: Static memory data bus bit 3<br>PA3: GPIO group A bit 3  | VDDIOn |
| SD4<br>MSC0_D4<br>PA4                      | IO<br>IO<br>IO     | H3  | 8mA,<br>pullup-pe              | SD4: Static memory data bus bit 4<br>MSC0_D4: MSC (MMC/SD) 0 data bit 4<br>PA4: GPIO group A bit 4  | VDDIOn |
| SD5<br>MSC0_D5<br>PA5                      | IO<br>IO<br>IO     | G2  | 8mA,<br>pullup-pe              | SD5: Static memory data bus bit 5<br>MSC0_D5: MSC (MMC/SD) 0 data bit 5<br>PA5: GPIO group A bit 5  | VDDIOn |
| SD6<br>MSC0_D6<br>PA6                      | IO<br>IO<br>IO     | H4  | 8mA,<br>pullup-pe              | SD6: Static memory data bus bit 6<br>MSC0_D6: MSC (MMC/SD) 0 data bit 6<br>PA6: GPIO group A bit 6  | VDDIOn |
| SD7<br>MSC0_D7<br>PA7                      | IO<br>IO<br>IO     | G3  | 8mA,<br>pullup-pe              | SD7: Static memory data bus bit 7<br>MSC0_D7: MSC (MMC/SD) 0 data bit 7<br>PA7: GPIO group A bit 7  | VDDIOn |
| SA0<br>(CL)<br>PB0                         | O<br>IO            | E3  | 8mA,<br>pulldown-pe,<br>rst-pe | SA1: Static memory address bus bit 0<br>If NAND flash is used, this pin is used as NAND CL (command latch) pin<br>PB0: GPIO group B bit 0                               | VDDIOn |
| SA1<br>(AL)<br>PB1                         | O<br>IO            | D2  | 8mA,<br>pulldown-pe,<br>rst-pe | SA1: Static memory address bus bit 1<br>If NAND flash is used, this pin is used as NAND AL (address latch) pin<br>PB1: GPIO group B bit 1                               | VDDIOn |
| SA2<br>PB2                                 | O<br>IO            | C2  | 8mA,<br>pullup-pe              | SA2: Static memory address bus bit 2<br>PB2: GPIO group B bit 2   | VDDIO  |
| SA3<br>PB3                                 | O<br>IO            | B1  | 8mA,<br>pullup-pe              | SA3: Static memory address bus bit 3<br>PB3: GPIO group B bit 3   | VDDIO  |
| SA4<br>PB4                                 | O<br>IO            | G5  | 8mA,<br>pullup-pe              | SA4: Static memory address bus bit 4<br>PB4: GPIO group B bit 4   | VDDIO  |
| SA5<br>SSI0_CLK<br>PB5(FRB1)               | O<br>O<br>IO       | F4  | 8mA,<br>pullup-pe              | SA5: Static memory address bus bit 5<br>SSI0_CLK: SSI 0 clock output<br>PB5: GPIO group B bit 5. NAND flash FRB input 1 candidate                                       | VDDIO  |
| RD_<br>PA16                                | O<br>IO            | B2  | 8mA,<br>pullup-pe,<br>rst-pe   | RD_: Static memory read strobe<br>PA16: GPIO group A bit 16   | VDDIO  |
| WE_<br>PA17                                | O<br>IO            | C3  | 8mA,<br>pullup-pe,<br>rst-pe   | WE_: Static memory write strobe<br>PA17: GPIO group A bit 17  | VDDIO  |
| FRE_<br>MSC0_CLK<br>SSI0_CLK<br>PA18       | O<br>O<br>O<br>IO  | C1  | 8mA,<br>pullup-pe,<br>rst-pe   | FRE_: NAND read enable<br>MSC0_CLK: MSC (MMC/SD) 0 clock output<br>SSI0_CLK: SSI 0 clock output<br>PA18: GPIO group A bit 18  | VDDIOn |
| FWE_<br>MSC0_CMD<br>SSI0_DT<br>PA19        | O<br>O<br>O<br>IO  | D1  | 8mA,<br>pullup-pe,<br>rst-pe   | FWE_: NAND write enable<br>MSC0_CMD: MSC (MMC/SD) 0 command<br>SSI0_DT: SSI 0 data output<br>PA19: GPIO group A bit 19  | VDDIOn |
| MSC0_D0<br>SSI0_DR<br>PA20(FRB0)           | IO<br>I<br>IO      | E2  | 8mA,<br>pullup-pe              | MSC0_D0: MSC (MMC/SD) 0 data bit 0<br>SSI0_DR: SSI 0 data input<br>PA20: GPIO group A bit 20. NAND flash FRB (ready/busy) input 0                                       | VDDIOn |
| CS1_<br>MSC0_D1<br>PA21                    | O<br>IO<br>IO      | F3  | 8mA,<br>pullup-pe,<br>rst-pe   | CS1_: NAND/NOR/SRAM chip select 1<br>MSC0_D1: MSC (MMC/SD) 0 data bit 1<br>PA21: GPIO group A bit 21  | VDDIOn |
| CS2_<br>MSC0_D2<br>PA22                    | O<br>IO<br>IO      | G4  | 8mA,<br>pullup-pe,<br>rst-pe   | CS2_: NAND/NOR/SRAM chip select 2<br>MSC0_D2: MSC (MMC/SD) 0 data bit 2<br>PA22: GPIO group A bit 22  | VDDIOn |
| CS3_<br>MSC0_D3<br>SSI0_CE0_<br>PA23(FRB1) | O<br>IO<br>O<br>IO | E1  | 8mA,<br>pullup-pe,<br>rst-pe   | CS3_: NAND/NOR/SRAM chip select 3<br>MSC0_D3: MSC (MMC/SD) 0 data bit 3<br>SSI0_CE0_: SSI0 chip enable 0<br>PA23: GPIO group A bit 23. NAND flash FRB input 1 candidate | VDDIOn |

| Pin Names               | IO     | Loc | IO Cell Char.          | Pin Description   | Power |
|-------------------------|--------|-----|------------------------|---|-------|
| CS4_MSC0_RST_PA24       | O O IO | F2  | 8mA, pullup-pe, rst-pe | CS4_: NAND/NOR/SRAM chip select 4<br>MSC0_RST_: MSC0 Reset output<br>PA24: GPIO group A bit 24  | VDDIO |
| CS5_SSI0_CE0_PA25       | O O IO | A1  | 8mA, pullup-pe, rst-pe | CS5_: NAND/NOR/SRAM chip select 5<br>SSI0_CE0_: SSI0 chip enable 0<br>PA25: GPIO group A bit 25   | VDDIO |
| CS6_RDWR_PA26(FRB1)     | O O IO | F5  | 8mA, pullup-pe, rst-pe | CS6_: NAND/NOR/SRAM chip select 6<br>RDWR_: Static memory access indicator, 1 for read and 0 for write<br>PA26: GPIO group A bit 26. NAND flash FRB input 1 candidate | VDDIO |
| WAIT_SSI0_DR PA27(FRB1) | I I IO | E4  | 8mA, pullup-pe         | WAIT_: Slow static memory/device wait signal<br>SSI0_DR: SSI 0 data input<br>PA27: GPIO group A bit 27. NAND flash FRB input 1 candidate                              | VDDIO |
| SSI0_DT PA28(FRB1)      | O IO   | D3  | 8mA, pullup-pe         | SSI0_DT: SSI 0 data output<br>PA28: GPIO group A bit 28. NAND flash FRB input 1 candidate   | VDDIO |
| NDQS PA29               | IO IO  | G1  | 8mA, pullup-pe         | NDQS: NAND DQS signal<br>PA29: GPIO group A bit 29  | VDDIO |

### 2.5.3 LCD

Table 2-3 LCDC Pins (28; all GPIO shared: PC0~27)

| Pin Names                              | IO       | Loc | IO Cell Char.          | Pin Description   | Power |
|--|----------|-----|------------------------|---|-------|
| LCD_B0<br>LCD_REV<br>PC0               | O O IO   | J18 | 8mA, pullup-pe         | LCD_B0: LCD Blue data bit 0<br>LCD_REV: LCD REV output for special TFT<br>PC0: GPIO group C bit 0                           | VDDIO |
| LCD_B1<br>LCD_PS<br>PC1                | O O IO   | H19 | 8mA, pullup-pe         | LCD_B1: LCD Blue data bit 1<br>LCD_PS: LCD PS output for special TFT<br>PC1: GPIO group C bit 1                             | VDDIO |
| LCD_B2<br>PC2                          | O IO     | G21 | 8mA, pullup-pe         | LCD_B2: LCD Blue data bit 2<br>PC2: GPIO group C bit 2  | VDDIO |
| LCD_B3<br>PC3                          | O IO     | G20 | 8mA, pullup-pe         | LCD_B3: LCD Blue data bit 3<br>PC3: GPIO group C bit 3  | VDDIO |
| LCD_B4<br>PC4                          | O IO     | H18 | 8mA, pullup-pe         | LCD_B4: LCD Blue data bit 4<br>PC4: GPIO group C bit 4  | VDDIO |
| LCD_B5<br>PC5                          | O IO     | G19 | 8mA, pullup-pe         | LCD_B5: LCD Blue data bit 5<br>PC5: GPIO group C bit 5  | VDDIO |
| LCD_B6<br>PC6                          | O IO     | F20 | 8mA, pullup-pe         | LCD_B6: LCD Blue data bit 6<br>PC6: GPIO group C bit 6  | VDDIO |
| LCD_B7<br>PC7                          | O IO     | E21 | 8mA, pullup-pe         | LCD_B7: LCD Blue data bit 7<br>PC7: GPIO group C bit 7  | VDDIO |
| LCD_PCLK<br>PC8                        | O IO     | H21 | 8mA, pullup-pe         | LCD_PCLK: LCD pixel clock<br>PC8: GPIO group C bit 8  | VDDIO |
| LCD_DE<br>PC9                          | O IO     | J19 | 8mA, pullup-pe         | LCD_DE: STN AC bias drive/non-STN data enable<br>PC9: GPIO group C bit 9  | VDDIO |
| LCD_G0<br>LCD_SPL<br>UART4_TxD<br>PC10 | O O O IO | G18 | 8mA, pullup-pe, rst-pe | LCD_G0: LCD Green data bit 0<br>LCD_SPL: LCD SPL output<br>UART4_TxD: UART 4 transmitting data<br>PC10: GPIO group C bit 10 | VDDIO |
| LCD_G1<br>PC11                         | O IO     | F19 | 8mA, pullup-pe         | LCD_G1: LCD Green data bit 1<br>PC11: GPIO group C bit 11   | VDDIO |
| LCD_G2<br>PC12                         | O IO     | E20 | 8mA, pullup-pe         | LCD_G2: LCD Green data bit 2<br>PC12: GPIO group C bit 12   | VDDIO |
| LCD_G3<br>PC13                         | O IO     | D21 | 8mA, pullup-pe         | LCD_G3: LCD Green data bit 3<br>PC13: GPIO group C bit 13   | VDDIO |

| Pin Names                              | IO                | Loc | IO Cell Char.     | Pin Description  | Power |
|--|-------------------|-----|-------------------|--|-------|
| LCD_G4<br>PC14                         | O<br>IO           | F18 | 8mA,<br>pullup-pe | LCD_G4: LCD Green data bit 4<br>PC14: GPIO group C bit 14  | VDDIO |
| LCD_G5<br>PC15                         | O<br>IO           | G17 | 8mA,<br>pullup-pe | LCD_G5: LCD Green data bit 5<br>PC15: GPIO group C bit 15  | VDDIO |
| LCD_G6<br>PC16                         | O<br>IO           | E19 | 8mA,<br>pullup-pe | LCD_G6: LCD Green data bit 6<br>PC16: GPIO group C bit 16  | VDDIO |
| LCD_G7<br>PC17                         | O<br>IO           | D20 | 8mA,<br>pullup-pe | LCD_G7: LCD Green data bit 7<br>PC17: GPIO group C bit 17  | VDDIO |
| LCD_HSYN<br>PC18                       | IO<br>IO          | H20 | 8mA,<br>pullup-pe | LCD_HSYN: LCD line clock/horizontal sync<br>PC18: GPIO group C bit 18  | VDDIO |
| LCD_VSYN<br>PC19                       | IO<br>IO          | J20 | 8mA,<br>pullup-pe | LCD_VSYN: LCD frame clock/vertical sync<br>PC19: GPIO group C bit 19   | VDDIO |
| LCD_R0<br>LCD_CLS<br>UART4_RxD<br>PC20 | O<br>O<br>I<br>IO | C21 | 8mA,<br>pullup-pe | LCD_R0: LCD Red data bit 0<br>LCD_CLS: LCD CLS output<br>UART4_RxD: UART 4 Receiving data<br>PC20: GPIO group C bit 20 | VDDIO |
| LCD_R1<br>PC21                         | O<br>IO           | B21 | 8mA,<br>pullup-pe | LCD_R1: LCD Red data bit 1<br>PC21: GPIO group C bit 21  | VDDIO |
| LCD_R2<br>PC22                         | O<br>IO           | C20 | 8mA,<br>pullup-pe | LCD_R2: LCD Red data bit 2<br>PC22: GPIO group C bit 22  | VDDIO |
| LCD_R3<br>PC23                         | O<br>IO           | E18 | 8mA,<br>pullup-pe | LCD_R3: LCD Red data bit 3<br>PC23: GPIO group C bit 23  | VDDIO |
| LCD_R4<br>PC24                         | O<br>IO           | D19 | 8mA,<br>pullup-pe | LCD_R4: LCD Red data bit 4<br>PC24: GPIO group C bit 24  | VDDIO |
| LCD_R5<br>PC25                         | O<br>IO           | A21 | 8mA,<br>pullup-pe | LCD_R5: LCD Red data bit 5<br>PC25: GPIO group C bit 25  | VDDIO |
| LCD_R6<br>PC26                         | O<br>IO           | F17 | 8mA,<br>pullup-pe | LCD_R6: LCD Red data bit 6<br>PC26: GPIO group C bit 26  | VDDIO |
| LCD_R7<br>PC27                         | O<br>IO           | C19 | 8mA,<br>pullup-pe | LCD_R7: LCD Red data bit 7<br>PC27: GPIO group C bit 27  | VDDIO |

## 2.5.4 GPIO

Table 2-4 GPIO Pins (12; all GPIO shared: PF4~15)

| Pin Names | IO | Loc | IO Cell Char.       | Pin Description   | Power |
|-----------|----|-----|---------------------|---|-------|
| PF4       | IO | U9  | 8mA,<br>pulldown-pe | PF4: GPIO group F bit 4. Pull-down not enabled at and after reset   | VDDIO |
| PF5       | IO | U10 | 8mA,<br>pulldown-pe | PF5: GPIO group F bit 5. Pull-down not enabled at and after reset   | VDDIO |
| PF6       | IO | U11 | 8mA,<br>pulldown-pe | PF6: GPIO group F bit 6. Pull-down not enabled at and after reset   | VDDIO |
| PF7       | IO | U12 | 8mA,<br>pulldown-pe | PF7: GPIO group F bit 7. Pull-down not enabled at and after reset   | VDDIO |
| PF8       | IO | R10 | 8mA,<br>pulldown-pe | PF8: GPIO group F bit 8. Pull-down not enabled at and after reset   | VDDIO |
| PF9       | IO | M4  | 8mA,<br>pulldown-pe | PF9: GPIO group F bit 9. Pull-down not enabled at and after reset   | VDDIO |
| PF10      | IO | L4  | 8mA,<br>pulldown-pe | PF10: GPIO group F bit 10. Pull-down not enabled at and after reset | VDDIO |
| PF11      | IO | R4  | 8mA,<br>pulldown-pe | PF11: GPIO group F bit 11. Pull-down not enabled at and after reset | VDDIO |
| PF12      | IO | N5  | 8mA,<br>pullup-pe   | PF12: GPIO group F bit 12   | VDDIO |

| Pin Names | IO | Loc | IO Cell Char.  | Pin Description           | Power |
|-----------|----|-----|----------------|---------------------------|-------|
| PF13      | IO | U13 | 8mA, pullup-pe | PF13: GPIO group F bit 13 | VDDIO |
| PF14      | IO | R12 | 8mA, pullup-pe | PF14: GPIO group F bit 14 | VDDIO |
| PF15      | IO | R11 | 8mA, pullup-pe | PF15: GPIO group F bit 15 | VDDIO |

### 2.5.5 CIM

Table 2-5 CIM/SMB2/DMIC/TSSI1 Pins (16; all GPIO shared: PB6~19, PF16~17)

| Pin Names        | IO       | Loc | IO Cell Char.        | Pin Description   | Power  |
|------------------|----------|-----|----------------------|---|--------|
| CIM_PCLK<br>PB6  | I<br>IO  | AA4 | 8mA,<br>pullup-pe    | CIM_PCLK: CIM pixel clock input<br>PB6: GPIO group B bit 6                                    | VDDIOc |
| CIM_HSYN<br>PB7  | I<br>O   | AA5 | 8mA,<br>pullup-pe    | CIM_HSYN: CIM horizontal sync input<br>PB7: GPIO group B bit 7                                | VDDIOc |
| CIM_VSYN<br>PB8  | I<br>IO  | Y5  | 8mA,<br>pullup-pe    | CIM_VSYN: CIM vertical sync input<br>PB8: GPIO group B bit 8                                  | VDDIOc |
| CIM_MCLK<br>PB9  | O<br>IO  | Y6  | 8mA,<br>pullup-pe    | CIM_MCLK: CIM master clock output<br>PB9: GPIO group B bit 9                                  | VDDIOc |
| CIM_D0<br>PB10   | I<br>IO  | W3  | 8mA,<br>pulldown-pe  | CIM_D0: CIM data input bit 0. When use 8-bit data, use CIM_D0~D7<br>PB10: GPIO group B bit 10 | VDDIOc |
| CIM_D1<br>PB11   | I<br>IO  | AA2 | 8mA,<br>pulldown-pe  | CIM_D1: CIM data input bit 1<br>PB11: GPIO group B bit 11                                     | VDDIOc |
| CIM_D2<br>PB12   | I<br>IO  | W4  | 8mA,<br>pullup-pe    | CIM_D2: CIM data input bit 2<br>PB12: GPIO group B bit 12                                     | VDDIOc |
| CIM_D3<br>PB13   | I<br>IO  | Y3  | 8mA,<br>pullup-pe    | CIM_D3: CIM data input bit 3<br>PB13: GPIO group B bit 13                                     | VDDIOc |
| CIM_D4<br>PB14   | I<br>IO  | Y4  | 8mA,<br>pullup-pe    | CIM_D4: CIM data input bit 4<br>PB14: GPIO group B bit 14                                     | VDDIOc |
| CIM_D5<br>PB15   | I<br>IO  | AA3 | 8mA,<br>pullup-pe    | CIM_D5: CIM data input bit 5<br>PB15: GPIO group B bit 15                                     | VDDIOc |
| CIM_D6<br>PB16   | I<br>IO  | W5  | 8mA,<br>pulldown-pe  | CIM_D6: CIM data input bit 6<br>PB16: GPIO group B bit 16                                     | VDDIOc |
| CIM_D7<br>PB17   | I<br>IO  | U6  | 8mA,<br>pulldown-pe  | CIM_D7: CIM data input bit 7<br>PB17: GPIO group B bit 17                                     | VDDIOc |
| DMIC_CLK<br>PB18 | O<br>IO  | W6  | 8mA,<br>pulldown-pe  | DMIC_CLK: Digital MIC clock output<br>PB18: GPIO group B bit 18                               | VDDIOc |
| DMIC_IN<br>PB19  | I<br>IO  | V6  | 8mA, p<br>ulldown-pe | DMIC_IN: Digital MIC input<br>PB19: GPIO group B bit 19                                       | VDDIOc |
| SMB2_SDA<br>PF16 | IO<br>IO | V7  | 8mA,<br>pullup-pe    | SMB2_SDA: SMB 2 serial data<br>PF16: GPIO group F bit 16                                      | VDDIOc |
| SMB2_SCK<br>PF17 | O<br>IO  | W7  | 8mA,<br>pullup-pe    | SMB2_SCK: SMB 2 serial clock<br>PF17: GPIO group F bit 17                                     | VDDIOc |

### 2.5.6 3G/M-DTV

**Table 2-6 TSSI/MSC2/SSI Pins (12; all GPIO shared: PB20~31)**

| Pin Names  | IO                      | Loc | IO Cell Char.                | Pin Description   | Power |
|--|-------------------------|-----|------------------------------|---|-------|
| MSC2_D0<br>SSI0_DR<br>SSI1_DR<br>TSDI0<br>PB20     | I<br>I<br>I<br>I<br>O   | T2  | 8mA,<br>pullup-pe            | MSC2_D0: MSC (MMC/SD) 2 data bit 0<br>SSI0_DR: SSI 0 data input<br>SSI1_DR: SSI 1 data input<br>TSDI0: TS slave interface input data bus bit 0<br>PB20: GPIO group B bit 20   | VDDIO |
| MSC2_D1<br>SSI0_CE1_<br>SSI1_CE1_<br>TSDI1<br>PB21 | O<br>O<br>O<br>I<br>IO  | T3  | 8mA,<br>pullup-pe            | MSC2_D1: MSC (MMC/SD) 2 data bit 1<br>SSI0_CE1_: SSI 0 chip select 1<br>SSI1_CE1_: SSI 1 chip select 1<br>TSDI1: TS interface input data bus bit 1<br>PB21: GPIO group B bit 21   | VDDIO |
| TSDI2<br>PB22                                      | I<br>IO                 | V3  | 8mA,<br>pullup-pe            | TSDI2: TS interface input data bus bit 2<br>PB22: GPIO group B bit 22   | VDDIO |
| TSDI3<br>PB23                                      | I<br>IO                 | U4  | 8mA,<br>pullup-pe            | TSDI3: TS interface input data bus bit 3<br>PB23: GPIO group B bit 23   | VDDIO |
| TSDI4<br>PB24                                      | I<br>IO                 | V4  | 8mA,<br>pullup-pe            | TSDI4: TS interface input data bus bit 4<br>PB24: GPIO group B bit 24   | VDDIO |
| TSDI5<br>PB25                                      | I<br>IO                 | T5  | 8mA,<br>pullup-pe            | TSDI5: TS interface input data bus bit 5<br>PB25: GPIO group B bit 25   | VDDIO |
| TSDI6<br>PB26                                      | I<br>IO                 | U5  | 8mA,<br>pullup-pe            | TSDI6: TS interface input data bus bit 6<br>PB26: GPIO group B bit 26   | VDDIO |
| TSDI7<br>PB27                                      | I<br>IO                 | V5  | 8mA,<br>pullup-pe            | TSDI7: TS interface input data bus bit 7<br>PB27: GPIO group B bit 27   | VDDIO |
| MSC2_CLK<br>SSI0_CLK<br>SSI1_CLK<br>TSCLK<br>PB28  | O<br>O<br>O<br>I<br>IO  | P1  | 8mA,<br>pullup-pe            | MSC2_CLK: MSC (MMC/SD) 2 clock output<br>SSI0_CLK: SSI 0 clock output<br>SSI1_CLK: SSI 1 clock output<br>TSCLK: TS interface clock input<br>PB28: GPIO group B bit 28   | VDDIO |
| MSC2_CMD<br>SSI0_DT<br>SSI1_DT<br>TSSTR<br>PB29    | IO<br>O<br>O<br>I<br>IO | R1  | 8mA,<br>pullup-pe,<br>rst-pe | MSC2_CMD: MSC (MMC/SD) 2 command<br>SSI0_DT: SSI 0 data output<br>SSI1_DT: SSI 1 data output<br>TSSTR: TS interface frame start input<br>PB29: GPIO group B bit 29  | VDDIO |
| MSC2_D2<br>SSI0_GPC<br>SSI1_GPC<br>TSFAIL<br>PB30  | IO<br>O<br>O<br>I<br>IO | R2  | 8mA,<br>pullup-pe            | MSC2_D2: MSC (MMC/SD) 2 data bit 2<br>SSI0_GPC: SSI 0 general-purpose control signal<br>SSI1_GPC: SSI 1 general-purpose control signal<br>TSFAIL: TS interface error package indicator input<br>PB30: GPIO group B bit 30 | VDDIO |
| MSC2_D3<br>SSI0_CE0_<br>SSI1_CE0_<br>TSFRM<br>PB31 | IO<br>O<br>O<br>I<br>IO | R3  | 8mA,<br>pullup-pe,<br>rst-pe | MSC2_D3: MSC (MMC/SD) 2 data bit 3<br>SSI0_CE0_: SSI 0 chip enable 0<br>SSI1_CE0_: SSI 1 chip enable 0<br>TSFRM: TS interface frame valid input<br>PB31: GPIO group B bit 31  | VDDIO |

### 2.5.7 GPS

**Table 2-7 UART0/GPSBB Pins (4; all GPIO shared: PF0~3)**

| Pin Names                    | IO           | Loc  | IO Cell Char.                | Pin Description  | Power |
|------------------------------|--------------|------|------------------------------|--|-------|
| UART0_RxD<br>GPS_CLK<br>PF0  | I<br>I<br>IO | AA11 | 8mA,<br>pullup-pe            | UART0_RxD: UART 0 Receiving data<br>GPS_CLK: GPS baseband clock input from RF<br>PF0: GPIO group F bit 0 | VDDIO |
| UART0_CTS_<br>GPS_MAG<br>PF1 | I<br>I<br>IO | AA12 | 8mA,<br>pullup-pe,<br>rst-pe | UART0_CTS_: UART 0 CTS_ input<br>GPS_MAG: GPS baseband MAG input from RF<br>PF1: GPIO group F bit 1      | VDDIO |

| Pin Names                    | IO           | Loc | IO Cell Char.                | Pin Description  | Power |
|------------------------------|--------------|-----|------------------------------|--|-------|
| UART0_RTS_<br>GPS_SIG<br>PF2 | O<br>I<br>IO | Y11 | 8mA,<br>pullup-pe,<br>rst-pe | UART0_RTS_: UART 0 RTS_ output<br>GPS_SIG: GPS baseband SIG input from RF<br>PF2: GPIO group F bit 2 | VDDIO |
| UART0_TxD<br>PF3             | O<br>IO      | Y12 | 8mA,<br>pullup-pe,<br>rst-pe | UART0_TxD: UART 0 transmitting data<br>PF3: GPIO group F bit 3                                       | VDDIO |

## 2.5.8 WIFI

Table 2-8 MSC1/SSI0/SSI1, Pins (6; all GPIO shared: PD20~25)

| Pin Names                                 | IO                 | Loc | IO Cell Char.                | Pin Description   | Power |
|---|--------------------|-----|------------------------------|---|-------|
| MSC1_D0<br>SSI0_DR<br>SSI1_DR<br>PD20     | IO<br>I<br>I<br>IO | Y7  | 8mA,<br>pullup-pe            | MSC1_D0: MSC (MMC/SD) 1 data bit 0<br>SSI0_DR: SSI 0 data input<br>SSI1_DR: SSI 1 data input<br>PD20: GPIO group D bit 20   | VDDIO |
| MSC1_D1<br>SSI0_CE1_<br>SSI1_CE1_<br>PD21 | IO<br>O<br>O<br>IO | AA7 | 8mA,<br>pullup-pe            | MSC1_D1: MSC (MMC/SD) 1 data bit 1<br>SSI0_CE1_: SSI 0 chip enable 1<br>SSI1_CE1_: SSI 1 chip enable 1<br>PD21: GPIO group D bit 21                                 | VDDIO |
| MSC1_D2<br>SSI0_GPC<br>SSI1_GPC<br>PD22   | IO<br>O<br>O<br>IO | AA8 | 8mA,<br>pullup-pe            | MSC1_D2: MSC (MMC/SD) 1 data bit 2<br>SSI0_GPC: SSI 0 general-purpose control signal<br>SSI1_GPC: SSI 1 general-purpose control signal<br>PD22: GPIO group D bit 22 | VDDIO |
| MSC1_D3<br>SSI0_CE0_<br>SSI1_CE0_<br>PD23 | IO<br>O<br>O<br>IO | W8  | 8mA,<br>pullup-pe,<br>rst-pe | MSC1_D3: MSC (MMC/SD) 1 data bit 3<br>SSI0_CE0_: SSI 0 chip enable 0<br>SSI1_CE0_: SSI 1 chip enable 0<br>PD23: GPIO group D bit 23                                 | VDDIO |
| MSC1_CLK<br>SSI0_CLK<br>SSI1_CLK<br>PD24  | O<br>O<br>O<br>IO  | Y8  | 8mA,<br>pullup-pe            | MSC1_CLK: MSC (MMC/SD) 1 clock output<br>SSI0_CLK: SSI 0 clock output<br>SSI1_CLK: SSI 1 clock output<br>PD24: GPIO group D bit 24                                  | VDDIO |
| MSC1_CMD<br>SSI0_DT<br>SSI1_DT<br>PD25    | IO<br>O<br>O<br>IO | Y9  | 8mA,<br>pullup-pe,<br>rst-pe | MSC1_CMD: MSC (MMC/SD) 1 command<br>SSI0_DT: SSI 0 data output<br>SSI1_DT: SSI 1 data output<br>PD25: GPIO group D bit 25   | VDDIO |

## 2.5.9 Phone baseband

Table 2-9 UART1 Pins (4; all GPIO shared: PD26~29)

| Pin Names          | IO      | Loc | IO Cell Char.                | Pin Description  | Power |
|--------------------|---------|-----|------------------------------|--|-------|
| UART1_RxD<br>PD26  | I<br>IO | V13 | 8mA,<br>pullup-pe            | UART1_RxD: UART 1 Receiving data<br>PD26: GPIO group D bit 26    | VDDIO |
| UART1_CTS_<br>PD27 | I<br>IO | V12 | 8mA,<br>pullup-pe            | UART1_CTS_: UART 1 CTS_ input<br>PD27: GPIO group D bit 27       | VDDIO |
| UART1_TxD<br>PD28  | O<br>IO | W12 | 8mA,<br>pullup-pe,<br>rst-pe | UART1_TxD: UART 1 transmitting data<br>PD28: GPIO group D bit 28 | VDDIO |
| UART1_RTS_<br>PD29 | O<br>IO | V11 | 8mA,<br>pullup-pe,<br>rst-pe | UART1_RTS_: UART 1 RTS_ output<br>PD29: GPIO group D bit 29      | VDDIO |

### 2.5.10 SMB

**Table 2-10 SMB0/SMB1 Pins (4; all GPIO shared: PD30~31, PE30~31)**

| Pin Names        | IO       | Loc | IO Cell Char.     | Pin Description   | Power |
|------------------|----------|-----|-------------------|---|-------|
| SMB0_SDA<br>PD30 | IO<br>IO | L1  | 8mA,<br>pullup-pe | SMB0_SDA: SMB 0 serial data<br>PD30: GPIO group D bit 30  | VDDIO |
| SMB0_SCK<br>PD31 | IO<br>IO | K1  | 8mA,<br>pullup-pe | SMB0_SCK: SMB 0 serial clock<br>PD31: GPIO group D bit 31 | VDDIO |
| SMB1_SDA<br>PE30 | IO<br>IO | K3  | 8mA,<br>pullup-pe | SMB1_SDA: SMB 1 serial data<br>PE30: GPIO group E bit 30  | VDDIO |
| SMB1_SCK<br>PE31 | IO<br>IO | K2  | 8mA,<br>pullup-pe | SMB1_SCK: SMB 1 serial clock<br>PE31: GPIO group E bit 31 | VDDIO |

### 2.5.11 MSCx

**Table 2-11 MSCx (6; all GPIO shared: PE20~23, PE28~29)**

| Pin Names                                | IO                   | Loc | IO Cell Char.     | Pin Description  | Power  |
|--|----------------------|-----|-------------------|--|--------|
| MSC0_CLK<br>MSC1_CLK<br>MSC2_CLK<br>PE28 | O<br>O<br>O<br>IO    | V19 | 8mA,<br>pullup-pe | MSC0_CLK: MSC (MMC/SD) 0 clock output<br>MSC1_CLK: MSC (MMC/SD) 1 clock output<br>MSC2_CLK: MSC (MMC/SD) 2 clock output<br>PE28: GPIO group E bit 28 | VDDIOs |
| MSC0_CMD<br>MSC1_CMD<br>MSC2_CMD<br>PE29 | IO<br>IO<br>IO<br>IO | V21 | 8mA,<br>pullup-pe | MSC0_CMD: MSC (MMC/SD) 0 command<br>MSC1_CMD: MSC (MMC/SD) 1 command<br>MSC2_CMD: MSC (MMC/SD) 2 command<br>PE29: GPIO group E bit 29                | VDDIOs |
| MSC0_D0<br>MSC1_D0<br>MSC2_D0<br>PE20    | IO<br>IO<br>IO<br>IO | T17 | 8mA,<br>pullup-pe | MSC0_D0: MSC (MMC/SD) 0 data bit 0<br>MSC1_D0: MSC (MMC/SD) 1 data bit 0<br>MSC2_D0: MSC (MMC/SD) 2 data bit 0<br>PE20: GPIO group E bit 20          | VDDIOs |
| MSC0_D1<br>MSC1_D1<br>MSC2_D1<br>PE21    | IO<br>IO<br>IO<br>IO | V18 | 8mA,<br>pullup-pe | MSC0_D1: MSC (MMC/SD) 0 data bit 1<br>MSC1_D1: MSC (MMC/SD) 1 data bit 1<br>MSC2_D1: MSC (MMC/SD) 2 data bit 1<br>PE21: GPIO group E bit 21          | VDDIOs |
| MSC0_D2<br>MSC1_D2<br>MSC2_D2<br>PE22    | IO<br>IO<br>IO<br>IO | V20 | 8mA,<br>pullup-pe | MSC0_D2: MSC (MMC/SD) 0 data bit 2<br>MSC1_D2: MSC (MMC/SD) 1 data bit 2<br>MSC2_D2: MSC (MMC/SD) 2 data bit 2<br>PE22: GPIO group E bit 22          | VDDIOs |
| MSC0_D3<br>MSC1_D3<br>MSC2_D3<br>PE23    | IO<br>IO<br>IO<br>IO | U18 | 8mA,<br>pullup-pe | MSC0_D3: MSC (MMC/SD) 0 data bit 3<br>MSC1_D3: MSC (MMC/SD) 1 data bit 3<br>MSC2_D3: MSC (MMC/SD) 2 data bit 3<br>PE23: GPIO group E bit 23          | VDDIOs |

### 2.5.12 SPIx

**Table 2-12 SSI0/SSI1 Pins (6/0; all GPIO shared: PE14~19)**

| Pin Names                    | IO           | Loc | IO Cell Char.     | Pin Description   | Power |
|------------------------------|--------------|-----|-------------------|---|-------|
| SSI0_DR<br>SSI1_DR<br>PE14   | I<br>I<br>IO | R5  | 8mA,<br>pullup-pe | SSI0_DR: SSI 0 data input<br>SSI1_DR: SSI 1 data input<br>PE14: GPIO group E bit 14       | VDDIO |
| SSI0_CLK<br>SSI1_CLK<br>PE15 | O<br>O<br>IO | P5  | 8mA,<br>pullup-pe | SSI0_CLK: SSI 0 clock output<br>SSI1_CLK: SSI 1 clock output<br>PE15: GPIO group E bit 15 | VDDIO |

| Pin Names                      | IO           | Loc | IO Cell Char.                | Pin Description   | Power |
|--------------------------------|--------------|-----|------------------------------|---|-------|
| SSI0_CE0_<br>SSI1_CE0_<br>PE16 | O<br>O<br>IO | T4  | 8mA,<br>pullup-pe,<br>rst-pe | SSI0_CE0_: SSI 0 chip enable 0<br>SSI1_CE0_: SSI 1 chip enable 0<br>PE16: GPIO group E bit 16                                 | VDDIO |
| SSI0_DT<br>SSI1_DT<br>PE17     | O<br>O<br>IO | P4  | 8mA,<br>pullup-pe            | SSI0_DT: SSI 0 data output<br>SSI1_DT: SSI 1 data output<br>PE17: GPIO group E bit 17   | VDDIO |
| SSI0_CE1_<br>SSI1_CE1_<br>PE18 | O<br>O<br>IO | N4  | 8mA,<br>pullup-pe,<br>rst-pe | SSI0_CE1_: SSI 0 chip enable 1<br>SSI1_CE1_: SSI 1 chip enable 1<br>PE18: GPIO group E bit 18                                 | VDDIO |
| SSI0_GPC<br>SSI1_GPC<br>PE19   | O<br>O<br>IO | M5  | 8mA,<br>pullup-pe            | SSI0_GPC: SSI 0 general-purpose control signal<br>SSI1_GPC: SSI 1 general-purpose control signal<br>PE19: GPIO group E bit 19 | VDDIO |

### 2.5.13 BlueTooth/PCM0/PS2

Table 2-13 BlueTooth/PCM0/PS2 Pins (10; all GPIO shared: PD0~9)

| Pin Names                      | IO            | Loc  | IO Cell Char.     | Pin Description   | Power |
|--------------------------------|---------------|------|-------------------|---|-------|
| PCM0_DO<br>PD0                 | O<br>IO       | W9   | 8mA,<br>pullup-pe | PCM0_DO: PCM 0 data out<br>PD0: GPIO group D bit 0  | VDDIO |
| PCM0_CLK<br>PD1                | IO<br>IO      | AA10 | 8mA,<br>pullup-pe | PCM0_CLK: PCM 0 clock<br>PD1: GPIO group D bit 1  | VDDIO |
| PCM0_SYN<br>PD2                | IO<br>IO      | Y10  | 8mA,<br>pullup-pe | PCM0_SYN: PCM 0 sync<br>PD2: GPIO group D bit 2   | VDDIO |
| PCM0_DI<br>PD3                 | I<br>IO       | W10  | 8mA,<br>pullup-pe | PCM0_DI: PCM 0 data in<br>PD3: GPIO group D bit 3   | VDDIO |
| UART2_RTS_<br>PS2_MCLK<br>PD4  | O<br>IO<br>IO | U7   | 8mA,<br>pullup-pe | UART2_RTS_: UART 2 RTS_ output<br>PS2_MCLK: PS/2 mouse clock<br>PD4: GPIO group D bit 4         | VDDIO |
| UART2_CTS_<br>PS2_MDATA<br>PD5 | I<br>IO<br>IO | U8   | 8mA,<br>pullup-pe | UART2_CTS_: UART 2 CTS_ input<br>PS2_MDATA: PS/2 mouse data<br>PD5: GPIO group D bit 5          | VDDIO |
| UART2_RxD<br>PS2_KCLK<br>PD6   | I<br>IO<br>IO | V8   | 8mA,<br>pullup-pe | UART2_RxD: UART 2 Receiving data<br>PS2_KCLK: PS/2 keyboard clock<br>PD6: GPIO group D bit 6    | VDDIO |
| UART2_TxD<br>PS2_KDATA<br>PD7  | O<br>IO<br>IO | V9   | 8mA,<br>pullup-pe | UART2_TxD: UART 2 transmitting data<br>PS2_KDATA: PS/2 keyboard data<br>PD7: GPIO group D bit 7 | VDDIO |
| PD8                            | IO            | V10  | 8mA,<br>pullup-pe | PD8: GPIO group D bit 8   | VDDIO |
| PD9                            | IO            | W11  | 8mA,<br>pullup-pe | PD9: GPIO group D bit 9   | VDDIO |

### 2.5.14 PWM/AIC/UART3

Table 2-14 PWM/AIC/UART3 Pins (16; all GPIO shared: PE0~9, PE12~13, PD10~13)

| Pin Names   | IO       | Loc | IO Cell Char.       | Pin Description  | Power |
|-------------|----------|-----|---------------------|--|-------|
| PWM0<br>PE0 | IO<br>IO | N17 | 8mA,<br>pulldown-pe | PWM0: PWM output or pulse input 0<br>PE0: GPIO group E bit 0. Pull-down not enabled at and after reset                                 | VDDIO |
| PWM1<br>PE1 | O<br>IO  | N18 | 8mA,<br>pulldown-pe | PWM1: PWM 1 output. This PWM can run in sleep mode in RTCLK clock<br>PE1: GPIO group E bit 1. Pull-down not enabled at and after reset | VDDIO |

| Pin Names                             | IO                 | Loc | IO Cell Char.                | Pin Description   | Power |
|---------------------------------------|--------------------|-----|------------------------------|---|-------|
| PWM2<br>PE2                           | O<br>IO            | V14 | 8mA,<br>pullup-pe            | PWM2: PWM 2 output. This PWM can run in sleep mode in RTCLK clock<br>PE2: GPIO group E bit 2. Pull-up not enabled at and after reset                                | VDDIO |
| PWM3<br>SMB4_SDA<br>PE3               | IO<br>IO<br>IO     | L3  | 8mA,<br>pullup-pe            | PWM3: PWM output or pulse input 3<br>SMB4_SDA: SMB 4 serial data<br>PE3: GPIO group E bit 3. Pull-up not enabled at and after reset                                 | VDDIO |
| PWM4<br>SMB4_SCK<br>PE4               | IO<br>IO<br>IO     | K7  | 8mA,<br>pullup-pe            | PWM4: PWM output or pulse input 4<br>SMB4_SCK: SMB 4 serial clock<br>PE4: GPIO group E bit 4  | VDDIO |
| PWM5<br>UART3_TxD<br>SCLK_RSTN<br>PE5 | IO<br>O<br>O<br>IO | R17 | 8mA,<br>pullup-pe,<br>rst-pe | PWM5: PWM output or pulse input 5<br>UART3_TxD: UART 3 transmitting data<br>SCLK_RSTN: AIC0 I2S system clock output or AC97 reset output<br>PE5: GPIO group E bit 5 | VDDIO |
| PWM6<br>SMB3_SDA<br>PD10              | IO<br>IO<br>IO     | M1  | 8mA,<br>pullup-pe            | PWM6: PWM output or pulse input 6<br>SMB3_SDA: SMB 3 serial data<br>PD10: GPIO group D bit 10   | VDDIO |
| PWM7<br>SMB3_SCK<br>PD11              | IO<br>IO<br>IO     | L2  | 8mA,<br>pullup-pe            | PWM7: PWM output or pulse input 7<br>SMB3_SCK: SMB 3 serial clock<br>PD11: GPIO group D bit 11  | VDDIO |
| UART3_RxD<br>BCLK0<br>PD12            | I<br>IO<br>IO      | R18 | 8mA,<br>pulldown-pe          | UART3_RxD: UART 3 Receiving data<br>BCLK0: AIC AC97 bit clock/I2S unified or DAC bit clock<br>PD12: GPIO group D bit 12   | VDDIO |
| LRCLK0<br>PD13                        | IO<br>IO           | T18 | 8mA,<br>pulldown-pe          | LRCLK0: AIC AC97 frame SYNC/I2S unified or DAC Left/Right clock<br>PD13: GPIO group D bit 13  | VDDIO |
| AIC_SDATI<br>PE6                      | I<br>IO            | U19 | 8mA,<br>pullup-pe            | AIC_SDATI: AIC AC97/I2S serial data input<br>PE6: GPIO group E bit 6  | VDDIO |
| AIC0_SDATO<br>PE7                     | O<br>IO            | T19 | 8mA,<br>pulldown-pe          | AIC0_SDATO: AIC AC97/I2S serial data output or SPDIF output<br>PE7: GPIO group E bit 7  | VDDIO |
| UART3_CTS_<br>BCLK_AD<br>PE8          | I<br>IO<br>IO      | P18 | 8mA,<br>pullup-pe            | UART3_CTS_: UART 3 CTS_ input<br>BCLK_AD: AIC I2S ADC bit clock<br>PE8: GPIO group E bit 8  | VDDIO |
| UART3_RTS_<br>LRCLK_AD<br>PE9         | O<br>IO<br>O       | P17 | 8mA,<br>pullup-pe,<br>rst-pe | UART3_RTS_: UART 3 RTS_ output<br>LRCLK_AD: AIC I2S ADC Left/Right clock<br>PE9: GPIO group E bit 9   | VDDIO |
| SMB4_SDA<br>PE12                      | IO<br>IO           | L5  | 8mA,<br>pullup-pe            | SMB4_SDA: SMB 4 serial data<br>PE12: GPIO group E bit 12  | VDDIO |
| SMB4_SCK<br>PE13                      | IO<br>IO           | M2  | 8mA,<br>pullup-pe            | SMB4_SCK: SMB 4 serial clock<br>PE13: GPIO group E bit 13   | VDDIO |

Table 2-15 GPIO Pins (5: PF18~22)

| Pin Names | IO | Loc | IO Cell Char.       | Pin Description           | Power |
|-----------|----|-----|---------------------|---------------------------|-------|
| PF18      | IO | P3  | 8mA,<br>pullup-pe   | PF18: GPIO group F bit 18 | VDDIO |
| PF19      | IO | P2  | 8mA,<br>pulldown-pe | PF19: GPIO group F bit 19 | VDDIO |
| PF20      | IO | N3  | 8mA,<br>pulldown-pe | PF20: GPIO group F bit 20 | VDDIO |
| PF21      | IO | N2  | 8mA,<br>pullup-pe   | PF21: GPIO group F bit 21 | VDDIO |
| PF22      | IO | M3  | 8mA,<br>pulldown-pe | PF22: GPIO group F bit 22 | VDDIO |

### 2.5.15 System/JTAG/UART3(DEBUG Used)

**Table 2-16 JTAG/UART3/PS2 Pins (5, GPIO PA30~31 are used to control)**

| Pin Names                      | IO           | Loc | IO Cell Char.                              | Pin Description  | Power |
|--------------------------------|--------------|-----|--|--|-------|
| TRST_                          | I            | K5  | Schmitt, pull-down                         | TRST_: JTAG reset  | VDDIO |
| TCK<br>UART3_RTS_<br>PS2_MCLK  | I<br>O<br>IO | H5  | 8mA,<br>Schmitt,<br>pulldown-pe,<br>rst-pe | TCK: JTAG clock<br>UART3_RTS_: UART 3 RTS_ output<br>PS2_MCLK: PS/2 mouse clock<br>PA30 is used to select between JTAG and PS2, PA31 is used to select between JTAG and UART and control the pull-down enable                      | VDDIO |
| TMS<br>UART3_CTS_<br>PS2_MDATA | I<br>I<br>IO | J5  | 8mA,<br>Schmitt,<br>pullup-pe,<br>rst-pe   | TMS: JTAG mode select<br>UART3_CTS_: UART 3 CTS_ input<br>PS2_MDATA: PS/2 mouse data<br>PA30 is used to select between JTAG and PS2, PA31 is used to select between JTAG and UART and control the pull-down enable                 | VDDIO |
| TDI<br>UART3_RxD<br>PS2_KCLK   | I<br>I<br>IO | J4  | 8mA,<br>Schmitt,<br>pullup-pe,<br>rst-pe   | TDI: JTAG serial data input<br>UART3_RxD: UART 3 Receiving data<br>PS2_KCLK: PS/2 keyboard clock<br>PA30 is used to select between JTAG and PS2, PA31 is used to select between JTAG and UART and control the pull-down enable     | VDDIO |
| TDO<br>UART3_TxD<br>PS2_KDATA  | O<br>O<br>IO | K4  | 8mA,<br>Schmitt,<br>pullup-pe,<br>rst-pe   | TDO: JTAG serial data output<br>UART3_TxD: UART 3 transmitting data<br>PS2_KDATA: PS/2 keyboard data<br>PA30 is used to select between JTAG and PS2, PA31 is used to select between JTAG and UART and control the pull-down enable | VDDIO |

**Table 2-17 System Pins (3, all GPIO shared: PD17~19)**

| Pin Names           | IO      | Loc | IO Cell Char.     | Pin Description  | Power |
|---------------------|---------|-----|-------------------|--|-------|
| PD17<br>(BOOT_SEL0) | IO<br>I | U15 | 8mA,<br>pullup-pe | PD17: GPIO group D bit 17<br>It is taken as BOOT select bit 0 by Boot ROM code | VDDIO |
| PD18<br>(BOOT_SEL1) | IO<br>I | U14 | 8mA,<br>pullup-pe | PD18: GPIO group D bit 18<br>It is taken as BOOT select bit 1 by Boot ROM code | VDDIO |
| PD19<br>(BOOT_SEL2) | IO<br>I | T15 | 8mA,<br>pullup-pe | PD19: GPIO group D bit 19<br>It is taken as BOOT select bit 2 by Boot ROM code | VDDIO |

**Table 2-18 USB OTG Digital Pins (1, all GPIO shared: PE10)**

| Pin Names       | IO      | Loc | IO Cell Char.                  | Pin Description  | Power |
|-----------------|---------|-----|--------------------------------|--|-------|
| DRVVBUS<br>PE10 | O<br>IO | V15 | 8mA,<br>pulldown-pe,<br>rst-pe | DRVVBUS: USB OTG VBUS driver control signal<br>PE10: GPIO group E bit 10 | VDDIO |

**Table 2-19 EXCLK output Pins (1, all GPIO shared: PD15)**

| Pin Names      | IO      | Loc | IO Cell Char.                  | Pin Description  | Power |
|----------------|---------|-----|--------------------------------|--|-------|
| EXCLKO<br>PD15 | O<br>IO | W14 | 8mA,<br>pulldown-pe,<br>rst-pe | EXCLKO: output external clock<br>PD15: GPIO group D bit 15 | VDDIO |

## 2.5.16 Digital power/ground

Table 2-20 IO/Core power supplies for FBGAs (66)

| Pin Names  | IO | Loc   | IO Cell Char. | Pin Description  | Power |
|------------|----|---|---------------|--|-------|
| VDDMEM     | P  | G8 G9 G13<br>G14 H7 H8<br>H9 H13<br>H14 H15   |               | VDDMEM: IO digital power for DRAM, 1.2V~1.8V                     | -     |
| VSSMEM     | P  | E12 G7<br>G10 G11<br>G12 G15<br>H10 H11<br>H12 J15  |               | VSSMEM: IO digital ground for DRAM, 0V                           | -     |
| VDDIO_NAND | P  | L7 M7   |               | VDDIO_NAND: IO digital power for NAND power domain, 1.8V~3.3V    | -     |
| VDDIO_CIM  | P  | T6  |               | VDDIO_CIM: IO digital power for CIM power domain, 1.8V~3.3V      | -     |
| VDDIO_MSC  | P  | R14   |               | VDDIO_MSC: IO digital power for SDcard power domain, 1.8V~3.3V   | -     |
| VDDIO      | P  | M8 N8 P8<br>P9  |               | VDDIO: IO digital power for none DRAM/NAND, 3.3V                 | -     |
| VSS        | P  | J7 J8 J9<br>J10 J11<br>J12 J13<br>J14 K8 K13<br>K14 L8 L9<br>L13 L14<br>M9 M13<br>M14 N9<br>N13 N14<br>P14 R9 |               | VSS: IO digital ground for none DRAM and CORE digital ground, 0V | -     |
| VDD        | P  | K9 K10<br>K11 K12<br>L10 L11<br>L12 M10<br>M11 M12<br>N10 N11<br>N12 P10<br>P11                               |               | VDD: CORE digital power, 1.1V                                    | -     |

## 2.5.17 Analog

Table 2-21 Audio CODEC Pins (15)

| Pin Names    | IO | Loc  | IO Cell Char. | Pin Description  | Power              |
|--------------|----|------|---------------|--|--------------------|
| CDC_AOHPL    | AO | Y18  |               | CDC_AOHPL: Left headphone out                                    | AVD <sub>CDC</sub> |
| CDC_AOHP_R   | AO | AA18 |               | CDC_AOHP_R: Right headphone out                                  | AVD <sub>CDC</sub> |
| CDC_AOLOP    | AO | Y17  |               | CDC_AOLOP: Line out positive                                     | AVD <sub>CDC</sub> |
| CDC_AOLON    | AO | AA17 |               | CDC_AOLON: Line out negative                                     | AVD <sub>CDC</sub> |
| CDC_MICBIA_S | AO | W18  |               | CDC_MICBIAS: Microphone bias                                     | AVD <sub>CDC</sub> |
| CDC_AIP10    | AI | Y21  |               | CDC_AIP10: Single-ended or differential analog input. positive 1 | AVD <sub>CDC</sub> |
| CDC_AIN10    | AI | Y20  |               | CDC_AIN10: Single-ended or differential analog input. negative 1 | AVD <sub>CDC</sub> |
| CDC_AIP20    | AI | W20  |               | CDC_AIP20: Single-ended analog left channel input.               | AVD <sub>CDC</sub> |
| CDC_AIP30    | AI | Y19  |               | CDC_AIP30: Single-ended analog right channel input.              | AVD <sub>CDC</sub> |

| Pin Names    | IO | Loc  | IO Cell Char. | Pin Description  | Power              |
|--------------|----|------|---------------|--|--------------------|
| CDC_VCAP0    | AO | AA19 |               | CDC_VCAP0: Voltage Reference Output. An 10µF ceramic or tantalum capacitor in parallel with a 0.1µF ceramic capacitor attached from this pin to AVSCDC eliminates the effects of high frequency noise. | AVD <sub>CDC</sub> |
| CDC_HPSENSE0 | AI | W17  |               | CDC_HPSENSE0: Sense of headphone jack insertion  | AVD <sub>CDC</sub> |
| VREFP        | P  | AA21 |               | VREFP: Internal nLR output   | -                  |
| AVDCDC       | P  | W21  |               | AVDCDC: CODEC analog power, 3.3V, internal nLR input.  | -                  |
| AVSCDC       | P  | W19  |               | AVSCDC: CODEC analog ground  | -                  |
| AVSAO_CDC    | P  | AA20 |               | AVSAO_CDC: CODEC analog ground   |                    |

**Table 2-22 USB 2.0 OTG, USB 2.0 host (10)**

| Pin Names   | IO  | Loc  | IO Cell Char. | Pin Description  | Power                |
|-------------|-----|------|---------------|--|----------------------|
| USB_DP0     | AIO | AA15 |               | USB_DP0: USB OTG data plus   | AVD <sub>USB33</sub> |
| USB_DM0     | AIO | Y15  |               | USB_DM0: USB OTG data minus  | AVD <sub>USB33</sub> |
| USB_VBUS    | AIO | U16  |               | USB_VBUS: USB 5-V power supply pin for USB OTG. An external charge pump must provide power to this pin   | 5V                   |
| USB_ID      | AI  | V16  |               | USB_ID: USB mini-receptacle identifier. It differentiates a mini-A from a mini-B plug. If this signal is not used, internal resistance pulls the signal's voltage level to AVDOTG25. | AVD <sub>USB25</sub> |
| USB_TXR_RKL | AIO | W15  |               | USB_TXR_RKL: Transmitter resistor tune. It connects to an external resistor of 44.2Ω with 1% tolerance to analog ground AVSUSB, that adjusts the USB 2.0 high-speed source impedance | AVD <sub>USB25</sub> |
| USB_DP1     | AIO | W16  |               | USB_DP1: USB 2.0 host data plus  | AVD <sub>USB33</sub> |
| USB_DM1     | AIO | Y16  |               | USB_DM1: USB 2.0 host data minus   | AVD <sub>USB33</sub> |
| AVDUSB33    | P   | P13  |               | AVDUSB33: USB 2.0 host & USB OTG analog power, 3.3V  | -                    |
| AVDUSB25    | P   | R13  |               | AVDUSB25: USB OTG analog power, 2.5V   | -                    |
| AVSUSB      | P   | P12  |               | AVSUSB: USB analog ground  |                      |

**Table 2-23 SAR ADC Pins (9)**

| Pin Names | IO  | Loc | IO Cell Char. | Pin Description  | Power             |
|-----------|-----|-----|---------------|--|-------------------|
| ADC_XP    | AIO | K21 |               | ADC_XP: Touch screen input, X+ for 4-wire, bottom-right for 5-wire, or ADC general purpose input | AVD <sub>AD</sub> |
| ADC_XM    | AIO | K18 |               | ADC_XM: Touch screen input, X- for 4-wire, top-left for 5-wire, or ADC general purpose input     | AVD <sub>AD</sub> |
| ADC_YP    | AIO | K20 |               | ADC_YP: Touch screen input Y+ for 4-wire, top-right for 5-wire, or ADC general purpose input     | AVD <sub>AD</sub> |
| ADC_YM    | AIO | K19 |               | ADC_YM: Touch screen input Y- for 4-wire, bottom-left for 5-wire, or ADC general purpose input   | AVD <sub>AD</sub> |
| ADC_AUX1  | AI  | K17 |               | ADC_AUX1: ADC general purpose input  | AVD <sub>AD</sub> |
| ADC_AUX2  | AI  | J17 |               | ADC_AUX2: ADC general purpose input or top sheet connection for 5-wire touch screen              | AVD <sub>AD</sub> |
| ADC_VBAT  | AI  | L21 |               | ADC_VBAT: Battery voltage input with external resistance divider or ADC general purpose input    | 1.2V              |
| AVDADC    | P   | K15 |               | AVDADC: ADC analog power, 3.3 V  | -                 |

| Pin Names | IO | Loc | IO Cell Char. | Pin Description           | Power |
|-----------|----|-----|---------------|---------------------------|-------|
| AVSADC    | P  | L15 |               | AVSADC: ADC analog ground | -     |

**Table 2-24 EFUSE Pins for Two EFUSE (1)**

| Pin Names | IO | Loc | IO Cell Char. | Pin Description                            | Power             |
|-----------|----|-----|---------------|--|-------------------|
| AVDEFUSE  | P  | H17 |               | AVDEFUSE: EFUSE programming power, 0V/2.5V | AVD <sub>AD</sub> |

**Table 2-25 LVDS Pins (14)**

| Pin Names            | IO      | Loc | IO Cell Char. | Pin Description  | Power               |
|----------------------|---------|-----|---------------|--|---------------------|
| LVDS_CKP<br>LCD_HSYN | AO<br>O | W2  |               | LVDS_CKP: LVDS CLK output positive for LCD<br>LCD_HSYN: LCD line clock/horizontal sync                 | AVD <sub>LVDS</sub> |
| LVDS_CKN<br>LCD_VSYN | AO<br>O | Y1  |               | LVDS_CKN: LVDS CLK output negative for LCD<br>LCD_VSYN: LCD frame clock/vertical sync                  | AVD <sub>LVDS</sub> |
| LVDS_D0N<br>LCD_DE   | AO<br>O | U1  |               | LVDS_D0N: LVDS date channel 0 output negative for LCD<br>LCD_DE: STN AC bias drive/non-STN data enable | AVD <sub>LVDS</sub> |
| LVDS_D0P<br>LCD_G1   | AO<br>O | U2  |               | LVDS_D0P: LVDS date channel 0 output positive for LCD<br>LCD_G1: LCD Green data bit 1                  | AVD <sub>LVDS</sub> |
| LVDS_D1N<br>LCD_G2   | AO<br>O | V1  |               | LVDS_D1N: LVDS date channel 1 output negative for LCD<br>LCD_G2: LCD Green data bit 2                  | AVD <sub>LVDS</sub> |
| LVDS_D1P<br>LCD_G3   | AO<br>O | U3  |               | LVDS_D1P: LVDS date channel 1 output positive for LCD<br>LCD_G3: LCD Green data bit 3                  | AVD <sub>LVDS</sub> |
| LVDS_D2N<br>LCD_G4   | AO<br>O | W1  |               | LVDS_D2N: LVDS date channel 2 output negative for LCD<br>LCD_G4: LCD Green data bit 4                  | AVD <sub>LVDS</sub> |
| LVDS_D2P<br>LCD_G5   | AO<br>O | V2  |               | LVDS_D2P: LVDS date channel 2 output positive for LCD<br>LCD_G5: LCD Green data bit 5                  | AVD <sub>LVDS</sub> |
| LVDS_D3N<br>LCD_G6   | AO<br>O | AA1 |               | LVDS_D3N: LVDS date channel 3 output negative for LCD<br>LCD_G6: LCD Green data bit 6                  | AVD <sub>LVDS</sub> |
| LVDS_D3P<br>LCD_G7   | AO<br>O | Y2  |               | LVDS_D3P: LVDS date channel 3 output positive for LCD<br>LCD_G7: LCD Green data bit 7                  | AVD <sub>LVDS</sub> |
| AVDLVDSPL<br>L       | P       | R7  |               | AVDLVDSPLL: Power supply for LVDS PLL, 3.3 V   | -                   |
| AVSLVDSPL<br>L       | P       | R8  |               | AVSLVDSPLL: Ground for LVDS PLL 3.3V power   | -                   |
| AVDLVDS              | P       | P7  |               | AVDLVDS: Power supply for LVDS output, 3.3 V   | -                   |
| AVSLVDS              | P       | N7  |               | AVSLVDS: Ground for LVDS output  | -                   |

**Table 2-26 HDMI Pins (17)**

| Pin Names    | IO | Loc | IO Cell Char. | Pin Description                                       | Power               |
|--------------|----|-----|---------------|---|---------------------|
| TMDSDATAP[0] | AO | R19 |               | Positive TMDS differential output for data channels 0 | AVD <sub>HDMI</sub> |
| TMDSDATAN[0] | AO | T20 |               | Negative TMDS differential output for data channels 0 | AVD <sub>HDMI</sub> |
| TMDSDATAP[1] | AO | R20 |               | Positive TMDS differential output for data channels 1 | AVD <sub>HDMI</sub> |
| TMDSDATAN[1] | AO | R21 |               | Negative TMDS differential output for data channels 1 | AVD <sub>HDMI</sub> |
| TMDSDATAP[2] | AO | P20 |               | Positive TMDS differential output for data channels 2 | AVD <sub>HDMI</sub> |
| TMDSDATAN[2] | AO | P21 |               | Negative TMDS differential output for data channels 2 | AVD <sub>HDMI</sub> |
| TMDSCLKP     | AO | U20 |               | Positive TMDS differential clock output               | AVD <sub>HDMI</sub> |

| Pin Names                  | IO             | Loc | IO Cell Char. | Pin Description  | Power               |
|----------------------------|----------------|-----|---------------|--|---------------------|
| TMDSCLKN                   | AO             | U21 |               | Negative TMDS differential clock output  | AVD <sub>HDMI</sub> |
| CEC<br>PF23                | O<br>IO        | U17 |               | CEC data on CEC bus, 5V tolerance<br>PF23: GPIO group F bit 23                                   | VDDIO               |
| DDCSCK<br>SMB4_SCK<br>PF24 | IO<br>IO<br>IO | V17 |               | HDMI SMB clock output, 5V tolerance<br>SMB4_SCK: SMB 4 serial clock<br>PF24: GPIO group F bit 24 | VDDIO               |
| DDCSDA<br>SMB4_SDA<br>PF25 | IO<br>IO<br>IO | T16 |               | HDMI SMB data inout, 5V tolerance<br>SMB4_SDA: SMB 4 serial data<br>PF25: GPIO group F bit 25    | VDDIO               |
| HPD                        | I              | N19 |               | Hot plug detect signal 0-5V  | VDDIO               |
| DDCCEC                     | IO             | N20 |               | Ground reference for the Hot plug detect signal, 5V tolerance                                    | VDDIO               |
| REXT                       | P              | P19 |               | Reference resistor 1.6Kohm connection  | AVD <sub>HDMI</sub> |
| AVDHDMI25                  | P              | R15 |               | Analog power supply 2.5V   |                     |
| AVDHDMI                    | P              | P15 |               | Analog power supply 1.1V   |                     |
| AVSHDMI                    | P              | N15 |               | Analog ground  |                     |

Table 2-27 CPM Pins (4)

| Pin Names  | IO | Loc  | IO Cell Char.             | Pin Description                           | Power |
|------------|----|------|---------------------------|---|-------|
| EXCLK_XIN  | AI | AA14 | 2~30 MHz                  | EXCLK_XIN: OSC input or 12MHz clock input | VDD33 |
| EXCLK_XOUT | AO | Y14  | Oscillator,<br>OSC on/off | EXCLK_XOUT: OSC output                    | VDD33 |
| AVDPLL     | P  | Y13  |                           | AVDPLL: PLL0~3 analog power, 1.1V         | -     |
| AVSPLL     | P  | W13  |                           | AVSPLL: PLL0~3 analog ground              | -     |

Table 2-28 RTC Pins (10, 3 with GPIO input: PA30, PD14, PF30)

| Pin Names      | IO      | Loc | IO Cell Char.         | Pin Description   | Power  |
|----------------|---------|-----|-----------------------|---|--------|
| RTCLK          | AI      | M20 | 32768Hz<br>Oscillator | RTCLK:32768Hz clock input   | VDDRTC |
| XRTCLK         | AO      | M21 |                       | XRTCLK: Reserved  | VDDRTC |
| PWRON          | O       | L19 | 8mA                   | PWRON: Power on/off control of main power   | VDDRTC |
| CLK32K<br>PD14 | O<br>IO | L20 | 8mA,<br>pullup-pe     | CLK32K: 32768Hz clock output<br>PD14: GPIO group D bit 14. When main power down, this pin is controlled by RTC register: CLK32K or PD14, pull-up enable/disable, input/output if it is PD14, 0/1 if it is PD14 output | VDDRTC |
| WKUP<br>PA30   | I<br>I  | M18 | Schmitt               | WKUP: Wakeup signal after main power down<br>PA30: GPIO group A bit 30, input/interrupt only  | VDDRTC |
| PF30           | IO      | L18 | 8mA,<br>pullup-pe     | PF30: GPIO group F bit 30   | VDDRTC |
| PPRST_         | I       | M19 | Schmitt               | PPRST_: RTC power on reset and RESET-KEY reset input  | VDDRTC |
| TEST_TE        | I       | L17 | Schmitt,<br>pull-down | TEST_TE: Manufacture test enable, program readable  | VDDRTC |
| VDDRTC         | P       | M17 |                       | VDDRTC: 1.8V power for RTC and hibernating mode controlling that never power down   | -      |
| VDDRTC11       | P       | M15 |                       | VDDRTC11: 1.1V power for RTC core that never power down   |        |

**NOTES:**

- 1 The meaning of phases in IO cell characteristics are:

- a Bi-dir, Single-end: bi-direction and single-ended DDR IO are used.
  - b Output, Single-end: output and single-ended DDR IO are used.
  - c Output, Differential: output and differential signal DDR IO are used.
  - d Bi-dir, Differential: bi-direction and differential signal DDR IO are used.
  - e 8/16mA out: The IO cell's output driving strength is about 8/16mA.
  - f Pull-up: The IO cell contains a pull-up resistor.
  - g Pull-down: The IO cell contains a pull-down resistor.
  - h Pullup-pe: The IO cell contains a pull-up resistor and the pull-up resistor can be enabled or disabled by setting corresponding register.
  - i Pulldown-pe: The IO cell contains a pull-down resistor and the pull-down resistor can be enabled or disabled by setting corresponding register.
  - j rst-pe: these pins are initialized (during reset and after reset) to IO internal pull (up or down) enabled. Otherwise, the pins are initialized to pull disabled
  - k Schmitt: The IO cell is Schmitt trig input.
- 2 All GPIO shared pins are reset to GPIO input.

# 3 Electrical Specifications

## 3.1 Absolute Maximum Ratings

The absolute maximum ratings for the processors are listed in Table 3-1. Do not exceed these parameters or the part may be damaged permanently. Operation at absolute maximum ratings is not guaranteed.

**Table 3-1 Absolute Maximum Ratings**

| Parameter  | Min  | Max  | Unit |
|--|------|------|------|
| Storage Temperature  | -65  | 150  | °C   |
| Operation Temperature  | -40  | 125  | °C   |
| VDDMEM power supplies voltage  | -0.5 | 1.98 | V    |
| VDDIO power supplies voltage   | -0.5 | 3.6  | V    |
| VDDION power supplies voltage  | -0.5 | 3.6  | V    |
| VDDcore power supplies voltage                                       | -0.2 | 1.21 | V    |
| AVDPLL power supplies voltage  | -0.2 | 1.21 | V    |
| AVDEFUSE power supplies voltage                                      | -0.5 | 2.75 | V    |
| VDDRTC11 power supplies voltage                                      | -0.5 | 1.3  | V    |
| VDDRTC power supplies voltage  | -0.5 | 3.63 | V    |
| AVDUSB25 power supplies voltage                                      | -0.5 | 2.75 | V    |
| AVDUSB33 power supplies voltage                                      | -0.5 | 3.63 | V    |
| AVDAD power supplies voltage   | -0.5 | 3.63 | V    |
| AVDCDC power supplies voltage  | -0.5 | 3.63 | V    |
| AVDLVDSPLL power supplies voltage                                    | -0.2 | 3.63 | V    |
| AVDLVDS power supplies voltage                                       | -0.5 | 3.63 | V    |
| AVDHDMI25 power supplies voltage                                     | 0    | 2.75 | V    |
| AVDHDMI power supplies voltage                                       | 0    | 5.0  | V    |
| Input voltage to VDDmem supplied non-supply pins                     | -0.3 | 1.98 | V    |
| Input voltage to VDDIO supplied non-supply pins with 5V tolerance    | -0.5 | 6.0  | V    |
| Input voltage to VDDIO supplied non-supply pins without 5V tolerance | -0.5 | 3.6  | V    |
| Input voltage to VDDION supplied non-supply pins                     | -0.5 | 3.6  | V    |
| Input voltage to VDDRTC supplied non-supply pins                     | -0.5 | 3.6  | V    |
| Input voltage to AVDCDC supplied non-supply pins                     | -0.5 | 3.5  | V    |
| Input voltage to AVDUSB25 supplied non-supply pins                   | -0.5 | 2.75 | V    |
| Input voltage to AVDUSB33 supplied non-supply pins                   | -0.5 | 3.63 | V    |
| Input voltage to AVDAD supplied non-supply pins                      | -0.5 | 3.63 | V    |
| Input voltage to AVDHDMI supplied non-supply pins                    | 0    | 5.0  | V    |
| Output voltage from VDDmem supplied non-supply pins                  | -0.5 | 1.98 | V    |
| Output voltage from VDDIO supplied non-supply pins                   | -0.5 | 3.6  | V    |

|  |      |      |   |
|--|------|------|---|
| Output voltage from VDDION supplied non-supply pins  | -0.5 | 3.6  | V |
| Output voltage from VDDRTC supplied non-supply pins  | -0.5 | 3.6  | V |
| Output voltage from VDDRTC11 supplied non-supply pins  | -0.5 | 1.3  | V |
| Output voltage from AVDUSB25 supplied non-supply pins  | -0.5 | 2.75 | V |
| Output voltage from AVDUSB33 supplied non-supply pins  | -0.5 | 3.6  | V |
| Output voltage from AVDAD supplied non-supply pins   | -0.5 | 3.6  | V |
| Output voltage from AVDHDMI supplied non-supply pins   | 0    | 5.0  | V |
| Output voltage from AVDCDC supplied non-supply pins  | -0.5 | 4.6  | V |
| Output voltage from AVDLVDS supplied non-supply pins   | -0.5 | 3.6  | V |
| Maximum ESD stress voltage, Human Body Model; Any pin to any supply pin, either polarity, or Any pin to all non-supply pins together, either polarity. Three stresses maximum. |      | 2000 | V |

### 3.2 Recommended operating conditions

**Table 3-2 Recommended operating conditions for power supplies**

| Symbol   | Description                      | Min   | Typical | Max   | Unit |
|----------|----------------------------------|-------|---------|-------|------|
| VMEM     | VDDMEM voltage for LPDDR         | 1.65  | 1.8     | 1.95  | V    |
|          | VDDMEM voltage for SSTL18 (DDR2) | 1.7   | 1.8     | 1.9   | V    |
|          | VDDMEM voltage for DDR3          | 1.425 | 1.5     | 1.575 | V    |
|          | VDDMEM voltage for DDR3L         | 1.28  | 1.35    | 1.45  | V    |
|          | VDDMEM voltage for DDR3U         | 1.19  | 1.25    | 1.31  | V    |
|          | VDDMEM voltage for LPDDR2        | 1.14  | 1.2     | 1.3   | V    |
| VIO      | VDDIO voltage                    | 3     | 3.3     | 3.6   | V    |
| VION     | VDDION voltage                   | 3     | 3.3     | 3.6   | V    |
| VCORE    | VDDcore voltage                  | 0.99  | 1.1     | 1.21  | V    |
| VPLL     | AVDPLL analog voltage            | 1.08  | 1.1     | 1.21  | V    |
| VEFUSE   | AVDEFUSE voltage                 | 2.25  | 2.5     | 2.75  | V    |
| VRTC11   | VDDRTC11 voltage                 | 0.99  | 1.1     | 1.21  | V    |
| VRTC     | VDDRTC voltage                   | 1.8   | 1.8     | 3.6   | V    |
| VUSB25   | AVDUSB25 voltage                 | 2.25  | 2.5     | 2.75  | V    |
| VUSB33   | AVDUSB33 voltage                 | 3.0   | 3.3     | 3.6   | V    |
| VADC     | AVDAD voltage                    | 3.0   | 3.3     | 3.6   | V    |
| VCDC     | AVDCDC voltage                   | 2.97  | 3.3     | 3.63  | V    |
| VLVDSPLL | AVDLVDSPLL voltage               | 3.0   | 3.3     | 3.6   | V    |
| VLVDS    | AVDLVDS voltage                  | 3.0   | 3.3     | 3.6   | V    |
| VHDMI    | AVDHDMI voltage                  | 0.99  | 1.1     | 1.21  | V    |
| VHDMI25  | AVDHDMI25 voltage                | 2.25  | 2.5     | 2.75  | V    |

**Table 3-3 Recommended operating conditions for VDDmem supplied pins**

| Symbol | Parameter                                  | Min | Typical | Max   | Unit |
|--------|--|-----|---------|-------|------|
| VI18   | Input voltage for DDR2/LPDDR applications  | 0   |         | 1.9   | V    |
| VO18   | Output voltage for DDR2/LPDDR applications | 0   |         | 1.9   | V    |
| VI15   | Input voltage for DDR3 application         | 0   |         | 1.575 | V    |
| VO15   | Output voltage for DDR3 application        | 0   |         | 1.575 | V    |
| VI135  | Input voltage for DDR3L application        | 0   |         | 1.45  | V    |
| VO135  | Output voltage for DDR3L application       | 0   |         | 1.45  | V    |
| VI125  | Input voltage for DDR3U application        | 0   |         | 1.31  | V    |
| VO125  | Output voltage for DDR3U application       | 0   |         | 1.31  | V    |
| VI12   | Input voltage for LPDDR2 application       | 0   |         | 1.3   | V    |
| VO12   | Output voltage for LPDDR2 application      | 0   |         | 1.3   | V    |

**Table 3-4 Recommended operating conditions for VDDIO/VDDION/VDDRTC supplied pins**

| Symbol     | Parameter                                   | Min  | Typical | Max  | Unit |
|------------|---|------|---------|------|------|
| $V_{IH18}$ | Input high voltage for 1.8V I/O application | 1.17 |         | 3.6  | V    |
| $V_{IL18}$ | Input low voltage for 1.8V I/O application  | -0.3 |         | 0.63 | V    |
| $V_{IH25}$ | Input high voltage for 2.5V I/O application | 1.7  |         | 3.6  | V    |
| $V_{IL25}$ | Input low voltage for 2.5V I/O application  | -0.3 |         | 0.7  | V    |
| $V_{IH33}$ | Input high voltage for 3.3V I/O application | 2    |         | 3.6  | V    |
| $V_{IL33}$ | Input low voltage for 3.3V I/O application  | -0.3 |         | 0.8  | V    |

**Table 3-5 Recommended operating conditions for others**

| Symbol | Description         | Min | Typical | Max | Unit |
|--------|---------------------|-----|---------|-----|------|
| $T_A$  | Ambient temperature | -20 |         | 85  | °C   |

**Table 3-6 Recommended operating conditions for ADC pins**

| Symbol     | Description   | Min | Typical | Max        | Unit |
|------------|---|-----|---------|------------|------|
| $V_{bat}$  | VBAT input voltage range  | 0   |         | 1.15       | V    |
| $V_{IADC}$ | ADC_XP/ADC_XM/ADC_YP/ADC_YM/ADC_AU<br>X1/ADC_AUX2 input voltage range | 0   |         | $AVD_{AD}$ | V    |

### 3.3 DC Specifications

The DC characteristics for each pin include input-sense levels and output-drive levels and currents. These parameters can be used to determine maximum DC loading, and also to determine maximum transition times for a given load. All DC specification values are valid for the entire temperature range of the device.

**Table 3-7 DC characteristics for  $V_{REFMEM}$  and  $V_{TT}$**

| Symbol          | Parameter                | Min              | Typical    | Max              | Unit             |
|-----------------|--------------------------|------------------|------------|------------------|------------------|
| VREFM           | Reference voltage supply | 0.49             | 0.5        | 0.51             | V <sub>MEM</sub> |
| V <sub>TT</sub> | Terminal Voltage         | $V_{REFM} - 0.4$ | $V_{REFM}$ | $V_{REFM} + 0.4$ | V                |

**Table 3-8 DC characteristics for VDDmem supplied pins in DDR3 application**

| Symbol   | Parameter   | Min                | Typical         | Max             | Unit     |
|----------|---|--------------------|-----------------|-----------------|----------|
| VIH(DC)  | DC input voltage High                                       | $V_{REFMEM} + 0.1$ |                 | $V_{MEM}$       | V        |
| VIL(DC)  | DC input voltage Low  | -0.3               |                 | $V_{MEM} - 0.1$ | V        |
| VOH      | DC output logic High  | $0.8 * V_{MEM}$    |                 |                 | V        |
| VOL      | DC output logic LOW   |                    |                 | $0.2 * V_{MEM}$ | V        |
| RTT      | Input termination resistance (ODT) to $V_{MEM}/2$           | 100<br>54<br>36    | 120<br>60<br>40 | 140<br>66<br>44 | $\Omega$ |
| IOHL(DC) | PAD pin, 34 $\Omega$ Output source/sink DC current, RTT=120 |                    | 5.07            | 5.48            | mA       |
| IOHL(DC) | PAD pin, 34 $\Omega$ Output source/sink DC current, RTT=60  |                    | 8.45            | 9.28            | mA       |
| IOHL(DC) | PAD pin, 34 $\Omega$ Output source/sink DC current, RTT=40  |                    | 10.80           | 11.97           | mA       |
| IOHL(DC) | PAD pin, 50 $\Omega$ Output source/sink DC current, RTT=120 |                    | 4.53            | 5.13            | mA       |
| IOHL(DC) | PAD pin, 50 $\Omega$ Output source/sink DC current, RTT=60  |                    | 6.97            | 8.24            | mA       |
| IOHL(DC) | PAD pin, 50 $\Omega$ Output source/sink DC current, RTT=40  |                    | 8.42            | 10.21           | mA       |
| IMEM     | VMEM standby current; ODT OFF                               |                    | 0.02            | 14.47           | uA       |
| IMEM     | Output Low Drv/RTT=34/60, IMEM DC current                   |                    | 9.49            | 10.68           | mA       |
| IMEM     | Output High Drv/RTT=34/60, IMEM DC current                  |                    | 0.74            | 1.31            | mA       |
| IMEM     | Input Low ODT/Drv=60/34,                                    |                    | 6.51            | 7.65            | mA       |

|      |   |  |       |       |    |
|------|---|--|-------|-------|----|
|      | IMEM DC current                                   |  |       |       |    |
| IMEM | Input High ODT/Drv=60/34,<br>IMEM DC current      |  | 12.45 | 15.31 | mA |
| ILS  | Input leakage current, SSTL<br>mode, unterminated |  | 0.02  | 5.06  | uA |

**Table 3-9 DC characteristics for VDDmem supplied pins in DDR3L application**

| Symbol   | Parameter  | Min             | Typical         | Max             | Unit |
|----------|--|-----------------|-----------------|-----------------|------|
| VIH(DC)  | DC input voltage High  | VREF + 0.09     |                 | VMEM            | V    |
| VIL(DC)  | DC input voltage Low   | -0.3            |                 | VREF -0.09      | V    |
| VOH      | DC output logic High   | 0.8 * VMEM      |                 |                 | V    |
| VOL      | DC output logic Low  |                 |                 | 0.2 * VMEM      | V    |
| RTT      | Input termination resistance<br>(ODT) to VMEM/2              | 100<br>54<br>36 | 120<br>60<br>40 | 140<br>66<br>44 | ohm  |
| IOHL(DC) | PAD pin, 34-ohm Output<br>source/sink DC current,<br>RTT=120 |                 | 4.55            | 4.99            | mA   |
| IOHL(DC) | PAD pin, 34-ohm Output<br>source/sink DC current,<br>RTT=60  |                 | 7.58            | 8.36            | mA   |
| IOHL(DC) | PAD pin, 34-ohm Output<br>source/sink DC current,<br>RTT=40  |                 | 9.66            | 10.70           | mA   |
| IOHL(DC) | PAD pin, 50-ohm Output<br>source/sink DC current,<br>RTT=120 |                 | 4.17            | 4.65            | mA   |
| IOHL(DC) | PAD pin, 50-ohm Output<br>source/sink DC current,<br>RTT=60  |                 | 6.50            | 7.37            | mA   |
| IOHL(DC) | PAD pin, 50-ohm Output<br>source/sink DC current,<br>RTT=40  |                 | 7.93            | 9.05            | mA   |
| IMEM     | VMEM standby current; ODT<br>OFF                             |                 | 0.02            | 13.48           | uA   |
| IMEM     | Output Low Drv/RTT=34/60,<br>IMEM DC current                 |                 | 8.25            | 9.40            | mA   |
| IMEM     | Output High Drv/RTT=34/60,<br>IMEM DC current                |                 | 0.48            | 1.02            | mA   |
| IMEM     | Input Low ODT/Drv=60/34,                                     |                 | 5.41            | 6.35            | mA   |

|      |   |  |       |       |    |
|------|---|--|-------|-------|----|
|      | IMEM DC current                                   |  |       |       |    |
| IMEM | Input High ODT/Drv=60/34,<br>IMEM DC current      |  | 11.29 | 13.28 | mA |
| ILS  | Input leakage current, SSTL<br>mode, unterminated |  | 0.01  | 4.80  | uA |

**Table 3-10 DC characteristics for VDDmem supplied pins in DDR3U application**

| Symbol   | Parameter  | Min             | Typical         | Max             | Unit |
|----------|--|-----------------|-----------------|-----------------|------|
| VIH(DC)  | DC input voltage High  | VREF + 0.09     |                 | VMEM            | V    |
| VIL(DC)  | DC input voltage Low   | -0.3            |                 | VREF -0.09      | V    |
| VOH      | DC output logic High   | 0.8 * VMEM      |                 |                 | V    |
| VOL      | DC output logic Low  |                 |                 | 0.2 * VMEM      | V    |
| RTT      | Input termination resistance<br>(ODT) to VMEM/2              | 100<br>54<br>36 | 120<br>60<br>40 | 140<br>66<br>44 | ohm  |
| IOHL(DC) | PAD pin, 34-ohm Output<br>source/sink DC current,<br>RTT=120 |                 | 4.24            | 4.56            | mA   |
| IOHL(DC) | PAD pin, 34-ohm Output<br>source/sink DC current,<br>RTT=60  |                 | 7.07            | 7.74            | mA   |
| IOHL(DC) | PAD pin, 34-ohm Output<br>source/sink DC current,<br>RTT=40  |                 | 9.04            | 9.98            | mA   |
| IOHL(DC) | PAD pin, 50-ohm Output<br>source/sink DC current,<br>RTT=120 |                 | 3.89            | 4.23            | mA   |
| IOHL(DC) | PAD pin, 50-ohm Output<br>source/sink DC current,<br>RTT=60  |                 | 6.09            | 6.74            | mA   |
| IOHL(DC) | PAD pin, 50-ohm Output<br>source/sink DC current,<br>RTT=40  |                 | 7.44            | 8.3             | mA   |
| IMEM     | VMEM standby current; ODT<br>OFF                             |                 | 0.02            | 12.39           | uA   |
| IMEM     | Output Low Drv/RTT=34/60,<br>IMEM DC current                 |                 | 7.6             | 8.42            | mA   |
| IMEM     | Output High Drv/RTT=34/60,<br>IMEM DC current                |                 | 0.34            | 0.78            | mA   |
| IMEM     | Input Low ODT/Drv=60/34,                                     |                 | 4.34            | 5.03            | mA   |

|      |   |  |       |       |    |
|------|---|--|-------|-------|----|
|      | IMEM DC current                                   |  |       |       |    |
| IMEM | Input High ODT/Drv=60/34,<br>IMEM DC current      |  | 9.38  | 10.76 | mA |
| ILS  | Input leakage current, SSTL<br>mode, unterminated |  | 0.005 | 4.53  | uA |

**Table 3-11 DC characteristics for VDDmem supplied pins in DDR2 application**

| Symbol   | Parameter  | Min                      | Typical         | Max                     | Unit |
|----------|--|--------------------------|-----------------|-------------------------|------|
| VIH(DC)  | DC input voltage High  | V <sub>REF</sub> + 0.125 |                 | V <sub>MEM</sub> +0.3   | V    |
| VIL(DC)  | DC input voltage Low   | -0.3                     |                 | V <sub>REF</sub> -0.125 | V    |
| VOH      | DC output logic High   | V <sub>MEM</sub> -0.28   |                 |                         | V    |
| VOL      | DC output logic Low  |                          |                 | +0.28                   | V    |
| RTT      | Input termination resistance<br>(ODT) to VMEM/2              | 120<br>60<br>40          | 150<br>75<br>50 | 180<br>90<br>60         | Ω    |
| IOHL(DC) | PAD pin, 34-ohm Output<br>source/sink DC current,<br>RTT=120 |                          | 4.24            | 4.56                    | mA   |
| IOHL(DC) | PAD pin, 34-ohm Output<br>source/sink DC current,<br>RTT=60  |                          | 7.07            | 7.74                    | mA   |
| IOHL(DC) | PAD pin, 34-ohm Output<br>source/sink DC current,<br>RTT=40  |                          | 9.04            | 9.98                    | mA   |
| IOHL(DC) | PAD pin, 50-ohm Output<br>source/sink DC current,<br>RTT=120 |                          | 3.89            | 4.23                    | mA   |
| IOHL(DC) | PAD pin, 50-ohm Output<br>source/sink DC current,<br>RTT=60  |                          | 6.09            | 6.74                    | mA   |
| IOHL(DC) | PAD pin, 50-ohm Output<br>source/sink DC current,<br>RTT=40  |                          | 7.44            | 8.3                     | mA   |
| IMEM     | VMEM standby current; ODT<br>OFF                             |                          | 0.02            | 12.39                   | uA   |
| IMEM     | Output Low Drv/RTT=34/60,<br>IMEM DC current                 |                          | 7.6             | 8.42                    | mA   |
| IMEM     | Output High Drv/RTT=34/60,<br>IMEM DC current                |                          | 0.34            | 0.78                    | mA   |
| IMEM     | Input Low ODT/Drv=60/34,                                     |                          | 4.34            | 5.03                    | mA   |

|      |   |  |       |       |    |
|------|---|--|-------|-------|----|
|      | IMEM DC current                                   |  |       |       |    |
| IMEM | Input High ODT/Drv=60/34,<br>IMEM DC current      |  | 9.38  | 10.76 | mA |
| ILS  | Input leakage current, SSTL<br>mode, unterminated |  | 0.005 | 4.53  | uA |

**Table 3-12 DC characteristics for VDDmem supplied pins in LPDDR application**

| Symbol              | Parameter                            | Min       | Typical | Max       | Unit |
|---------------------|--------------------------------------|-----------|---------|-----------|------|
| V <sub>IH(DC)</sub> | Input logic threshold High           | 0.7* VMEM |         | VMEM+0.3  | V    |
| V <sub>IL(DC)</sub> | Input logic threshold Low            | VMEM-0.3  |         | 0.3* VMEM | V    |
| V <sub>IH(AC)</sub> | AC Input logic High                  | 0.8* VMEM |         | VMEM+0.3  | V    |
| V <sub>IL(AC)</sub> | AC Input logic Low                   | VMEM-0.3  |         | 0.2* VMEM | V    |
| V <sub>OH</sub>     | DC output logic High<br>(IOH=-0.1mA) | 0.9*VMEM  |         |           | V    |
| V <sub>OL</sub>     | DC output logic Low<br>(IOL=0.1mA)   |           |         | 0.1 *VMEM | V    |
| ILL                 | Input leakage current                |           | 0.01    | 6.45      | uA   |
| IMEM                | VMEM quiescent current               |           | 0.02    | 15.03     | uA   |

**Table 3-13 DC characteristics for VDDmem supplied pins in LPDDR2 application**

| Symbol              | Parameter                   | Min         | Typical | Max        | Unit |
|---------------------|-----------------------------|-------------|---------|------------|------|
| V <sub>IH(DC)</sub> | DC input voltage High       | VREF + 0.13 |         | VMEM       | V    |
| V <sub>IL(DC)</sub> | DC input voltage Low        | -0.3        |         | VREF- 0.13 | V    |
| V <sub>OH</sub>     | DC output logic High        | 0.9 * VMEM  |         |            | V    |
| V <sub>OL</sub>     | DC output logic Low         |             |         | 0.1 * VMEM | V    |
| IMEM                | VMEM standby current        |             | 0.02    | 12.31      | uA   |
| IMEM                | Output Low IMEM DC current  |             | 0.30    | 0.79       | mA   |
| IMEM                | Output High IMEM DC current |             | 0.28    | 0.76       | mA   |
| IMEM                | Input Low IMEM DC current   |             | 0.30    | 0.79       | mA   |
| IMEM                | Input High IMEM DC current  |             | 0.28    | 0.76       | mA   |
| ILL                 | Input leakage current       |             | 0.01    | 4.51       | uA   |

**Table 3-14 DC characteristics for VDDIO/VDDION/VDDRRTC supplied pins for 1.8V application**

| Symbol          | Parameter                                | Min  | Typical | Max  | Unit |
|-----------------|--|------|---------|------|------|
| V <sub>T</sub>  | Threshold point                          | 0.77 | 0.84    | 0.92 | V    |
| V <sub>T+</sub> | Schmitt trig low to high threshold point | 0.99 | 1.1     | 1.19 | V    |

|            |  |      |      |          |            |    |
|------------|--|------|------|----------|------------|----|
| $V_{T-}$   | Schmitt trig high to low threshold point                                 | 0.62 | 0.73 | 0.82     | V          |    |
| $V_{TPU}$  | Threshold point with pull-up resistor enabled                            | 0.77 | 0.84 | 0.91     | V          |    |
| $V_{TPD}$  | Threshold point with pull-down resistor enabled                          | 0.77 | 0.85 | 0.92     | V          |    |
| $V_{TPU+}$ | Schmitt trig low to high threshold point with pull-up resistor enabled   | 0.99 | 1.1  | 1.19     | V          |    |
| $V_{TPU-}$ | Schmitt trig high to low threshold point with pull-down resistor enabled | 0.62 | 0.73 | 0.81     | V          |    |
| $V_{TPD+}$ | Schmitt trig low to high threshold point with pull-down resistor enabled | 0.99 | 1.1  | 1.2      | V          |    |
| $V_{TPD-}$ | Schmitt trig high to low threshold point with pull-up resistor enabled   | 0.62 | 0.73 | 0.82     | V          |    |
| $I_L$      | Input Leakage Current @ $V_I=1.8V$ or 0V                                 |      |      | $\pm 10$ | $\mu A$    |    |
| $I_{OZ}$   | Tri-State output leakage current @ $V_I=1.8V$ or 0V                      |      |      | $\pm 10$ | $\mu A$    |    |
| $R_{PU}$   | Pull-up Resistor   | 79   | 129  | 218      | k $\Omega$ |    |
| $R_{PD}$   | Pull-down Resistor   | 73   | 127  | 233      | k $\Omega$ |    |
| $V_{OL}$   | Output low voltage   |      |      | 0.45     | V          |    |
| $V_{OH}$   | Output high voltage  | 1.35 |      |          | V          |    |
| $I_{OL}$   | Low level output current @ $V_{OL}(\max)$                                | 8mA  | 6.9  | 12.5     | 20.1       | mA |
|            |  | 16mA | 11.5 | 20.8     | 33.5       | mA |
| $I_{OH}$   | High level output current @ $V_{OH}(\min)$                               | 8mA  | 4.9  | 11.6     | 22.6       | mA |
|            |  | 16mA | 8.4  | 19.9     | 38.8       | mA |

Table 3-15 DC characteristics for VDDIO/VDDION/VDDRRTC supplied pins for 2.5V application

| Symbol     | Parameter  | Min  | Typical | Max      | Unit       |
|------------|--|------|---------|----------|------------|
| $V_T$      | Threshold point  | 1.03 | 1.13    | 1.23     | V          |
| $V_{T+}$   | Schmitt trig low to high threshold point                                 | 1.32 | 1.45    | 1.56     | V          |
| $V_{T-}$   | Schmitt trig high to low threshold point                                 | 0.92 | 1.01    | 1.12     | V          |
| $V_{TPU}$  | Threshold point with pull-up resistor enabled                            | 1.03 | 1.13    | 1.23     | V          |
| $V_{TPD}$  | Threshold point with pull-down resistor enabled                          | 1.05 | 1.14    | 1.23     | V          |
| $V_{TPU+}$ | Schmitt trig low to high threshold point with pull-up resistor enabled   | 1.32 | 1.45    | 1.55     | V          |
| $V_{TPU-}$ | Schmitt trig high to low threshold point with pull-down resistor enabled | 0.91 | 1       | 1.12     | V          |
| $V_{TPD+}$ | Schmitt trig low to high threshold point with pull-down resistor enabled | 1.33 | 1.46    | 1.56     | V          |
| $V_{TPD-}$ | Schmitt trig high to low threshold point with pull-up resistor enabled   | 0.92 | 1.01    | 1.13     | V          |
| $I_L$      | Input Leakage Current @ $V_I=1.8V$ or 0V                                 |      |         | $\pm 10$ | $\mu A$    |
| $I_{OZ}$   | Tri-State output leakage current @ $V_I=1.8V$ or 0V                      |      |         | $\pm 10$ | $\mu A$    |
| $R_{PU}$   | Pull-up Resistor   | 53   | 82      | 132      | k $\Omega$ |


|                 |   |      |      |      |         |
|-----------------|---|------|------|------|---------|
| R <sub>PD</sub> | Pull-down Resistor                                | 51   | 82   | 143  | kΩ      |
| V <sub>OL</sub> | Output low voltage                                |      |      | 0.7  | V       |
| V <sub>OH</sub> | Output high voltage                               | 1.7  |      |      | V       |
| I <sub>OL</sub> | Low level output current @ V <sub>OL</sub> (max)  | 8mA  | 15.1 | 25.3 | 37.3 mA |
|                 |   | 16mA | 25.1 | 42.2 | 62.2 mA |
| I <sub>OH</sub> | High level output current @ V <sub>OH</sub> (min) | 8mA  | 13.3 | 26.6 | 46.4 mA |
|                 |   | 16mA | 22.8 | 45.7 | 79.6 mA |

Table 3-16 DC characteristics for VDDIO/VDDION/VDDRRTC supplied pins for 3.3V application

| Symbol            | Parameter  | Min  | Typical | Max  | Unit     |
|-------------------|--|------|---------|------|----------|
| V <sub>T</sub>    | Threshold point  | 1.34 | 1.46    | 1.6  | V        |
| V <sub>T+</sub>   | Schmitt trig low to high threshold point                                 | 1.69 | 1.83    | 1.96 | V        |
| V <sub>T-</sub>   | Schmitt trig high to low threshold point                                 | 1.21 | 1.32    | 1.46 | V        |
| V <sub>TPU</sub>  | Threshold point with pull-up resistor enabled                            | 1.33 | 1.44    | 1.59 | V        |
| V <sub>TPD</sub>  | Threshold point with pull-down resistor enabled                          | 1.36 | 1.47    | 1.6  | V        |
| V <sub>TPU+</sub> | Schmitt trig low to high threshold point with pull-up resistor enabled   | 1.69 | 1.82    | 1.94 | V        |
| V <sub>TPU-</sub> | Schmitt trig high to low threshold point with pull-down resistor enabled | 1.2  | 1.31    | 1.45 | V        |
| V <sub>TPD+</sub> | Schmitt trig low to high threshold point with pull-down resistor enabled | 1.71 | 1.84    | 1.97 | V        |
| V <sub>TPD-</sub> | Schmitt trig high to low threshold point with pull-up resistor enabled   | 1.23 | 1.33    | 1.46 | V        |
| I <sub>L</sub>    | Input Leakage Current @ V <sub>I</sub> =1.8V or 0V                       |      |         | ±10  | µA       |
| I <sub>OZ</sub>   | Tri-State output leakage current @ V <sub>I</sub> =1.8V or 0V            |      |         | ±10  | µA       |
| R <sub>PU</sub>   | Pull-up Resistor   | 41   | 60      | 92   | kΩ       |
| R <sub>PD</sub>   | Pull-down Resistor   | 43   | 64      | 104  | kΩ       |
| V <sub>OL</sub>   | Output low voltage   |      |         | 0.4  | V        |
| V <sub>OH</sub>   | Output high voltage  | 2.4  |         |      | V        |
| I <sub>OL</sub>   | Low level output current @ V <sub>OL</sub> (max)                         | 8mA  | 13.1    | 20.2 | 27.4 mA  |
|                   |  | 16mA | 21.9    | 33.8 | 45.7 mA  |
| I <sub>OH</sub>   | High level output current @ V <sub>OH</sub> (min)                        | 8mA  | 19.3    | 38.2 | 64.5 mA  |
|                   |  | 16mA | 33.1    | 65.4 | 110.5 mA |

### 3.4 Audio codec

#### 3.4.1 Application schematic



- Note:
1. The Rhpd0 value is 470 Ohm, it use to prevent pop-up noise.
  2. The single-ended/differential input port AIP1/AIN1 and single-ended input port AIP2/AIP3 can be configure to microphone input or line input by software.
  3. VREFP/VCAP/VREFP each of them requires connecting decoupling capacitors (0.1uF) between the pads VREFP/VCAP/VREFP and AVSCDC. This ceramic capacitor has to be kept as close as possible to IC package (closer than 0.2 inch)

### 3.4.2 Line input to audio ADC path

| Measurement conditions:<br>T = 25°C, AVDCDC = 3.3 V, input sine wave with a frequency of 1 kHz, Fmclk = 12 MHz, Fs = 8 to 96 kHz, measurement bandwidth 20 Hz – 20 kHz, unless otherwise specified. |  |       |       |       |      |
|---|--|-------|-------|-------|------|
| Parameter   | Test conditions  | Min.  | Typ   | Max.  | Unit |
| Input level   | Full Scale, Gain GIDL, GIDR = 0dB (note 1)   | 1.89  | 2.12  | 2.39  | Vpp  |
|   | Full Scale, Gain GIDL, GIDR = 0 dB, boost gain GIM1, GIM2 = 20 dB  | 0.189 | 0.212 | 0.239 |      |
| SNR   | A-weighted, 1 kHz sine wave @ Full Scale and gain GIDL, GIDR = 0 dB, boost gain GIM1, GIM2 = 0 dB                    | 85    | 90    |       | dB   |
|   | A-weighted, 1 kHz sine wave @ Full Scale and gain GIDL, GIDR = 0 dB, boost gain GIM1, GIM2 = 20 dB                   | 75    | 80    |       | dB   |
| THD   | 1 kHz sine wave @ Full Scale -1 dB and gain GIDL, GIDR = 0 dB, boost gain GIM1, GIM2 = 0 dB                          |       | -80   | -70   | dB   |
|   | 1 kHz sine wave @ Full Scale -1 dB and gain GIDL, GIDR = 0 dB, boost gain GIM1, GIM2 = 20 dB                         |       | -70   | -60   | dB   |
| Dynamic range   | A-weighted, 1 kHz sine wave @ Full Scale -60 dB and gain GIDL, GIDR = 0 dB, boost gain GIM1, GIM2 = 0 dB (note 1)    | 85    | 90    |       | dB   |
|   | A-weighted, 1 kHz sine wave @ Full Scale -60 dB and gain GIDL, GIDR = 0 dB, boost gain GIM1, GIM2 = 20 dB (note 1)   | 75    | 80    |       | dB   |
| PSRR  | 100 mVpp 1 kHz sinewave is applied to AVD, input data is 0 and gain GIDL, GIDR = 0 dB, boost gain GIM1, GIM2 = 20 dB |       | 90    |       | dB   |
| Gain boost accuracy   | GIM1, GIM2 @1 kHz  | -1    |       | +1    | dB   |
| Input resistance  | Boost gain GIM1, GIM2 = 0 dB   | 63    | 80    | 96    | kOhm |
|   | Boost gain GIM1, GIM2 = 20 dB  | 10    | 12.5  | 15    |      |
| Input capacitance   | Includes 10pF for ESD, bonding and package pins capacitances   |       |       | 25    | pF   |
| Input bypass capacitor  | Input capacitance  |       | 1     |       | uF   |

**Note 1:** The specified value is extrapolated by adding 60 dB to the measured SNR.

**Note 2:** The Full Scale input voltage scales with LDO output: VREFP.

### 3.4.3 Audio DAC to headphone output path

| Measurement conditions:  |  |      |      |      |      |
|--|--|------|------|------|------|
| $T = 25^\circ\text{C}$ , AVDCDC = 3.3 V, input sine wave with a frequency of 1 kHz, Fmclk = 12 MHz, $F_s$ = 8 to 96 kHz, measurement bandwidth 20 Hz – 20 kHz, unless otherwise specified. |  |      |      |      |      |
| Parameter  | Test conditions  | Min. | Typ  | Max. | Unit |
| Output level (3)   | Full Scale, Gain GOL, GOR = 0 dB, GODL, GODR = 0 dB, 10 kOhm load  | 1.89 | 2.12 | 2.39 | Vpp  |
|  | Full Scale, Gain GOL, GOR = -3 dB, GODL, GODR = 0 dB, 16 Ohm load  | 1.33 | 1.5  | 1.69 | Vpp  |
| Maximum output power   | RI = 16 Ohm  |      | 17.6 |      | mW   |
| SNR  | A-weighted, 1 kHz sine wave @ Full Scale, Gain GOL, GOR = 0 dB, GODL, GODR = 0 dB, 10 kOhm load                                | 95   | 100  |      | dB   |
| Idle Noise   | A-weighted with no signal and gain GOL, GOR= -10 dB, GODL, GODR = 0 dB, 16 Ohm load  |      | -103 | -98  | dBV  |
| THD, THD+N   | 1 kHz sine wave @ Full Scale -1 dB, GOL, GOR = 0 dB, GODL, GODR = 0 dB, 10 kOhm load   |      | -85  | -75  | dB   |
|  | 1 kHz sine wave @ Full Scale -1 dB and gain GOL, GOR = -3 dB, GODL, GODR = 0 dB, 16 Ohm load                                   |      | -70  | -65  | dB   |
| Dynamic range  | A-weighted, 1 kHz sine wave @ Full Scale -60 dB, Gain GOL, GOR = 0 dB, GODL, GODR = 0 dB, 10 kOhm load (note 1)                | 95   | 100  |      | dB   |
| Wide Band Noise  | 1 kHz sine wave @ Full Scale and gain GOL, GOR = 0 dB, GODL, GODR = 0 dB, 10 kOhm load, measurement bandwidth 20 kHz – 100 kHz |      | 65   |      | dB   |
| PSRR   | 100 mVpp 1 kHz sinewave is applied to AVD, input data is 0 and gain GOL, GOR = 0 dB, GODL, GODR = 0 dB, 10 kOhm load           |      | 90   |      | dB   |
|  | 100 mVpp 1 kHz sinewave is applied to AVD, input data is 0 and gain GOL, GOR   |      | 90   |      | dB   |

|                         |  |    |     |     |      |
|-------------------------|--|----|-----|-----|------|
|                         | = -25 dB, GIDL, GODR = 0 dB, 16 Ohm load |    |     |     |      |
| PuN                     | Active <-> inactive, 10 kOhm load        |    | -60 |     | dBVp |
|                         | Active <-> inactive, 16 Ohm load         |    | -60 |     | dBVp |
| Output resistance       | RI                                       | 16 |     |     | Ohm  |
| Output bypass capacitor | CI (RI = 10 kOhm)                        |    |     | 1   | uF   |
|                         | CI (RI = 16 Ohm)                         |    |     | 220 | uF   |

**Note 1:** The specified value is extrapolated by adding 60 dB to the measured SNR with a FS-60 dB input signal.

**Note 2:** Output may oscillate above specified load capacitances. The capacitance is equivalent to a 2-meter cable.

**Note 3:** The Full Scale input voltage scales with the nLR output: VREFP.

#### 3.4.4 Audio DAC to mono line output path

| Measurement conditions:  |  |      |      |      |      |
|--|--|------|------|------|------|
| $T = 25^\circ\text{C}$ , AVD = 3.3 V, input sine wave with a frequency of 1 kHz, Fmclk = 12 MHz, Fs = 8 to 96 kHz, measurement bandwidth 20 Hz – 20 kHz, unless otherwise specified. |  |      |      |      |      |
| Parameter  | Test conditions  | Min. | Typ  | Max. | Unit |
| Output level (2)   | Full Scale, Gain GIDL, GODR = 0 dB   | 3.78 | 4.25 | 4.78 | Vpp  |
| SNR  | A-weighted, 1 kHz sine wave @ Full Scale, Gain GIDL, GODR = 0 dB                   | 90   | 95   |      | dB   |
| THD+N  | 1 kHz sine wave @ Full Scale -1 dB, Gain GIDL, GODR = 0 dB                         |      | -85  | -75  | dB   |
| Dynamic range  | A-weighted, 1 kHz sine wave @ Full Scale – 60 dB, Gain GIDL, GODR = 0 dB (note 1)  | 90   | 95   |      | dB   |
| PSRR   | 100 mVpp 1 kHz sinewave is applied to AVD, Gain GIDL, GODR = 0 dB, input data is 0 |      | 90   |      | dB   |
| Output resistance  | RI   | 10   |      |      | kOhm |
| Output capacitance   | Cp   |      |      | 100  | pF   |

**Note 1:** The specified value is extrapolated by adding 60 dB to the measured SNR.

**Note 2:** The Full Scale input voltage scales with the nLR output: VREFP.

#### 3.4.5 Line input to headphone output path (analog bypass)

Measurement conditions:

$T = 25^\circ\text{C}$ , AVDCDC = 3.3 V, input sine wave with a frequency of 1 kHz, Fmclk = 12 MHz, Fs = 8 to 96

| kHz, measurement bandwidth 20 Hz – 20 kHz, unless otherwise specified. |   |       |       |       |      |  |
|--|---|-------|-------|-------|------|--|
| Parameter  | Test conditions   | Min.  | Typ   | Max.  | Unit |  |
| Input level  | Full Scale  | 1.89  | 2.12  | 2.39  | Vpp  |  |
|  | Full Scale, Gain GIDL, GIDR = 0 dB, boost gain GIM1, GIM2 = 20 dB   | 0.189 | 0.212 | 0.239 |      |  |
| Input resistance   |   |       | 10k   |       |      |  |
| Output level (2)   | Full Scale, Gain GOL, GOR = 0 dB, GIL, GIR = 0 dB, 10 kOhm load (note 1)  | 1.89  | 2.12  | 2.39  | Vpp  |  |
|  | Full Scale, Gain GOL, GOR = -3 dB, GIL, GIR = 0 dB, 16 Ohm load   | 1.33  | 1.5   | 1.69  | Vpp  |  |
| SNR  | A-weighted, 1 kHz sine wave @ Full Scale, Gain GOL, GOR = 0 dB, GIL, GIR = 0 dB                                     | 95    | 100   |       |      |  |
| THD, THD+N   | 1 kHz sine wave @ Full Scale -1 dB, Gain GOL, GOR = 0 dB, GIL, GIR = 0 dB, 10 kOhm load                             |       |       | -85   | -75  |  |
|  | 1 kHz sine wave @ Full Scale -1 dB and gain GOL, GOR = -3 dB, GIL, GIR = 0 dB, 16 Ohm load                          |       |       | -70   | -65  |  |
| Dynamic range  | A-weighted, 1 kHz sine wave @ Full Scale -60 dB, Gain GOL, GOR = 0 dB, GIL, GIR = 0 dB, 10 kOhm load (note 1)       | 95    | 100   |       |      |  |
| PSRR   | 100 mVpp 1 kHz sinewave is applied to AVD, input data is 0 and gain GOL, GOR = 0 dB, GIL, GIR = 0 dB, 10 kOhm load  |       |       | 90    | dB   |  |
|  | 100 mVpp 1 kHz sinewave is applied to AVD, input data is 0 and gain GOL, GOR = -25 dB, GIL, GIR = 0 dB, 16 Ohm load |       |       | 90    |      |  |
| PuN  | Active <-> inactive, 10 kOhm load   |       |       | -60   | dBVp |  |
|  | Active <-> inactive, 16 Ohm load  |       |       | -60   | dBVp |  |
| Output resistance  | RI  | 16    |       |       |      |  |
| Gain accuracy  | GIL, GIR @1 kHz   | -0.5  |       |       | +0.5 |  |
| Input capacitance  | Includes 10 pF for ESD, bonding and package pins capacitances   |       |       | 25    | pF   |  |
| Input bypass capacitor   | Cbyline   |       |       | 1     | uF   |  |
| Polarity   | AIL,R to AOL,R  |       |       | +1    |      |  |

**Note 1:** The specified value is extrapolated by adding 60 dB to the measured SNR.

**Note 2:** The Full Scale input voltage scales with the nLR output: VREFP.

### 3.4.6 Micbias and reference

| Measurement conditions:      |                 |      |     |      |       |
|------------------------------|-----------------|------|-----|------|-------|
| Parameter                    | Test conditions | Min. | Typ | Max. | Unit  |
| Micbias output level         |                 | 2.35 | 2.5 | 2.65 | V     |
| Micbias output current       |                 |      |     | 4    | mA    |
| Micbias output noise         | A-weighted      |      | 30  | 40   | uVrms |
| Micbias decoupling capacitor | Cmic            | 0.75 | 1   | 1.25 | nF    |
| VCAP voltage                 |                 |      | 2   |      | V     |
| VREFP                        |                 | 2.35 | 2.5 | 2.65 | V     |

## 3.5 Power On, Reset and BOOT

### 3.5.1 Power-On Timing

The external voltage regulator and other power-on devices must provide the JZ4780 processor with a specific sequence of power and resets to ensure proper operation. Figure 3-1 shows this sequence and Table 3-17 gives the timing parameters. Following are the name of the power.

- VDDRTC
- AVDAUD: AVDCDC
- VDD11: all 1.1V power supplies, include VDDCORE, AVDPLL
- VDD: all other digital IO, include DDR power supplies: VDDMEM, VDDIO, VDDION
- AVD: all other analog power supplies: AVDAD, AVDOTG25, AVDUSB, AVDLVDS, AVDLVDSPLL, AVDHDMI, AVDHDMI25
- AVDEFUSE


Table 3-17 Power-On Timing Parameters

| Symbol                | Parameter   | Min  | Max | Unit |
|-----------------------|---|------|-----|------|
| t <sub>R_VDDRTC</sub> | VDDRTC rise time <sup>[1]</sup>   | 0    | 5   | ms   |
| t <sub>R_VDD</sub>    | VDD rise time <sup>[1]</sup>  | 0    | 5   | ms   |
| t <sub>D_VDD</sub>    | Delay between VDDRTC arriving 50% (or 90%) to VDD33 arriving 50% (or 90%) | 0    | –   | ms   |
| t <sub>R_VDD11</sub>  | VDD11 rise time <sup>[1]</sup>  | 0    | 5   | ms   |
| t <sub>D_VDD11</sub>  | Delay between VDD arriving 50% (or 90%) to VDD11 arriving 50% (or 90%)    | -1   | 1   | ms   |
| t <sub>R_AVDAUD</sub> | AVDAUD rise time <sup>[1]</sup>   | 0    | 5   | ms   |
| t <sub>D_AVDAUD</sub> | Delay between VDD11 arriving 50% (or 90%) to AVDAUD arriving 50% (or 90%) | 0.01 | 1   | ms   |
| t <sub>R_AVD</sub>    | AVD rise time <sup>[1]</sup>  | 0    | 5   | ms   |

|                  |  |                    |   |                   |
|------------------|--|--------------------|---|-------------------|
| $t_{D\_AVDA}$    | Delay between VDD arriving 50% to AVD arriving 50%               | -1                 | 1 | ms                |
| $t_{D\_PPRST\_}$ | Delay between VDDAUD stable and PPRST_ deasserted                | TBD <sup>[3]</sup> | - | ms <sup>[2]</sup> |
| $t_{D\_VPEFUSE}$ | Delay between PPRST_ finished and E-fuse programming power apply | 0                  | - | ms                |

**NOTES:**

- 1 The power rise time is defined as 10% to 90%.
- 2 The PPRST\_ must be kept at least 100us. After PPRST\_ is deasserted, the corresponding chip reset will be extended at least 40ms.
- 3 It must make sure the EXCLK is stable and all power(except AVDEFUSE) is stable.

**Figure 3-1 Power-On Timing Diagram****3.5.2 Reset procedure**

There 3 reset sources: 1 PPRST\_ pin reset; 2 WDT timeout reset; and 3 hibernating reset when exiting hibernating mode. After reset, program start from boot.

### 1 PPRST\_ pin reset.

This reset is triggered when PPRST\_ pin is put to logic 0. It happens in power on RTC power and RESET-KEY pressed to reset the chip from unknown dead state. The reset end time is about 1M EXCLK cycles after rising edge of PPRST\_.

### 2 WDT reset.

This reset happens in case of WDT timeout. The reset keeps for about a few RTCLK cycles.

### 3 Hibernating reset.

This reset happens in case of wakeup the main power from power down. The reset keeps for about 1ms ~ 125ms programmable, plus 1M EXCLK cycles, start after WKUP\_ signal is recognized.

After reset, all GPIO shared pins are put to GPIO input function and most of their internal pull-up/down resistor are set to on, see “2.5Pin Description<sup>[1][2]</sup>” for details. The PWRON is output 1. The oscillators are on. The USB 2.0 OTG PHY and USB 1.1 PHY, the audio CODEC DAC/ADC, the SAR-ADCs is put in suspend mode.

### 3.5.3 BOOT

JZ4780 supports 7 different boot sources depending on BOOT\_SEL0, BOOT\_SEL1 and BOOT\_SEL2 pins values. Table 3-18 lists them.

**Table 3-18 Boot from 3 boot sources**

| BOOT_SEL2 | BOOT_SEL1 | BOOT_SEL0 | Boot From      |
|-----------|-----------|-----------|----------------|
| 1         | 1         | 1         | usb boot       |
| 1         | 0         | 0         | msc1 boot      |
| 1         | 0         | 1         | msc0 boot      |
| 0         | 1         | 1         | emmc boot      |
| 1         | 1         | 0         | nand boot      |
| 0         | 0         | 0         | spi boot       |
| 0         | 0         | 1         | Reserves       |
| 0         | 1         | 0         | nor boot (CS2) |

The boot procedure is showed in the following flow chart:

- In case of NAND/SDcard/iNAND/SPI boot, if it fails, enter MSC1 and USB boot.
- In case of USB boot, if it cannot connect to USB host within 10 seconds, restart the boot procedure.
- In case of NOR boot, if it fails, restart the boot procedure.
- If the boot procedure has been repeated more than 3 times, enter hibernating mode.

