JZ4720 Mobile Application Processor

Programming Manual

Release Date: Dec. 15, 2010



JZ4720 Mobile Application Processor

Programming Manual

Copyright © 2005-2007 Ingenic Semiconductor Co. Ltd. All rights reserved.

Disclaimer

This documentation is provided for use with Ingenic products. No license to Ingenic property rights is granted. Ingenic assumes no liability, provides no warranty either expressed or implied relating to the usage, or intellectual property right infringement except as provided for by Ingenic Terms and

Conditions of Sale.

Ingenic products are not designed for and should not be used in any medical or life sustaining or

supporting equipment.

All information in this document should be treated as preliminary. Ingenic may make changes to this document without notice. Anyone relying on this documentation should contact Ingenic for the current

documentation and errata.

Ingenic Semiconductor Co., Ltd.

Room 108, Building A, Information Center, Zhongguancun Software Park

8 Dongbeiwang West Road, Haidian District, Beijing, China,

Tel: 86-10-82826661

Fax: 86-10-82825845 Http://www.ingenic.cn



CONTENTS

1 Ov	erview	1
1.1	Block Diagram	2
1.2	Features	3
1.2.1	1 CPU Core	3
1.2.2	2 Memory Sub-systems	3
1.2.3	3 System Devices	4
1.2.4	4 Audio/Display/UI Interfaces	4
1.2.5	5 On-chip peripherals	5
1.2.6	Bootrom	6
1.3	Characteristic	7
2 CP	U Core	8
2.1	Block Diagram	8
2.2	Extra Features of CPU core in JZ4740	9
2.3	Instruction Cycles	10
3 Ext	ternal Memory Controller	13
3.1	Overview	13
3.2	Pin Description	14
3.3	Physical Address Space Map	15
3.4	Static Memory Interface	17
3.4.1	1 Register Description	18
3.4.2	2 Example of Connection	23
3.4.3	Basic Interface	25
3.4.4	4 Byte Control	29
3.4.5	5 Burst ROM Interface	32
3.5	NAND Flash Interface	33
3.5.1	1 Register Description	33
3.5.2	NAND Flash Boot Loader	39
3.5.3	NAND Flash Operation	40
3.6	SDRAM Interface	44
3.6.1	1 Register Description	45
3.6.2	Refresh Time Constant Register (RTCOR)	52
3.6.3	3 Example of Connection	54
3.6.4	4 Address Multiplexing	56
3.6.5	·	
3.6.6	SDRAM Timing	60
3.6.7	_	
3.6.8	Refreshing	75
3.6.9	9 Initialize Sequence	79



	3.7 B	us Control Register (BCR)	83
4	DMA	A Controller	85
	4.1 F	eatures	85
		egister Descriptions	
	4.2.1	DMA Source Address (DSAn, n = 0 ~ 5)	
	4.2.2	DMA Target Address (DTAn, n = 0 ~ 5)	
	4.2.3	DMA Transfer Count (DTCn, n = 0 ~ 5)	
	4.2.4	DMA Request Types (DRTn, n = 0 ~ 5)	
	4.2.5	DMA Channel Control/Status (DCSn, n = 0 ~ 5)	89
	4.2.6	DMA Channel Command (DCMn, n = 0 ~ 5)	90
	4.2.7	DMA Descriptor Address (DDAn, n = 0 ~ 5)	92
	4.2.8	DMA Control	92
	4.2.9	DMA Doorbell (DDR)	93
	4.2.10	DMA Interrupt Pending (DIRQP)	93
	4.3 D	MA manipulation	94
	4.3.1	Descriptor Transfer	94
	4.3.2	No-Descriptor Transfer	97
	4.4 D	MA Requests	98
	4.4.1	Auto Request	98
	4.4.2	On-Chip Peripheral Request	98
	4.5 D	MA Transfer Modes	99
	4.5.1	Single Mode	99
	4.5.2	Block Mode	99
	4.6 C	hannel Priorities	100
	4.6.1	Fixed Mode	100
	4.6.2	Round Robin Mode	
	4.7 E	xamples	101
	4.7.1	Memory-to-memory auto request No-Descriptor Transfer	101
5	Cloc	k Reset and Power Controller	102
	5.1 C	verview	102
	5.2 C	lock Generation UNIT	103
	5.2.1	Pin Description	104
	5.2.2	CGU Block Diagram	105
	5.2.3	Clock Overview	106
	5.2.4	CGU Registers	107
	5.2.5	PLL Operation	113
	5.2.6	Main Clock Division Change Sequence	114
	5.2.7	Change Other Clock Frequencies	115
	5.2.8	Change Clock Source Selection	115
	5.2.9	EXCLK Oscillator	116
	5.3 P	ower Manager	118



5.3.1	Low-Power Modes and Function	118
5.3.2	Register Description	118
5.3.3	Doze Mode	121
5.3.4	IDLE Mode	122
5.3.5	SLEEP Mode	122
5.4 Res	et Control Module	123
5.4.1	Register Description	123
5.4.2	Power On Reset	123
5.4.3	WDT Reset	124
6 Real-1	Time Clock (RTC)	125
6.1 Ove	rview	125
6.1.1	Features	125
6.1.2	Signal Descriptions	125
6.2 Reg	ister Description	127
6.2.1	RTC Control Register (RTCCR)	128
6.2.2	RTC Second Register (RTCSR)	129
6.2.3	RTC Second Alarm Register (RTCSAR)	129
6.2.4	RTC Regulator Register (RTCGR)	130
6.2.5	Hibernate Control Register (HCR)	130
6.2.6	HIBERNATE mode Wakeup Filter Counter Register (HWFCR)	131
6.2.7	Hibernate Reset Counter Register (HRCR)	132
6.2.8	HIBERNATE Wakeup Control Register (HWCR)	132
6.2.9	HIBERNATE Wakeup Status Register (HWRSR)	133
6.2.10	Hibernate Scratch Pattern Register (HSPR)	
6.3 Tim	e Regulation	135
6.3.1	HIBERNATE Mode	136
7 Interru	pt Controller	137
7.1 Ove	rview	137
7.2 Reg	ister Description	138
7.2.1	Interrupt Controller Source Register (ICSR)	138
7.2.2	Interrupt Controller Mask Register (ICMR)	139
7.2.3	Interrupt Controller Mask Set Register (ICMSR)	139
7.2.4	Interrupt Controller Mask Clear Register (ICMCR)	139
7.2.5	Interrupt Controller Pending Register (ICPR)	140
7.3 Soft	ware Considerations	141
8 Timer/	Counter Unit	142
8.1 Ove	rview	142
8.2 Pin	Description	143
8.3 Reg	ister Description	144
8.3.1	Timer Control Register (TCSR)	146



	8.3.2	Timer Data FULL Register (TDFR)	147
	8.3.3	Timer Data HALF Register (TDHR)	148
	8.3.4	Timer Counter (TCNT)	148
	8.3.5	Timer Counter Enable Register (TER)	149
	8.3.6	Timer Counter Enable Set Register (TESR)	150
	8.3.7	Timer Counter Enable Clear Register (TECR)	151
	8.3.8	Timer Flag Register (TFR)	152
	8.3.9	Timer Flag Set Register (TFSR)	152
	8.3.10	Timer Flag Clear Register (TFCR)	153
	8.3.11	Timer Mask Register (TMR)	153
	8.3.12	Timer Mask Set Register (TMSR)	154
	8.3.13	Timer Mask Clear Register (TMCR)	155
	8.3.14	Timer Stop Register (TSR)	155
	8.3.15	Timer Stop Set Register (TSSR)	156
	8.3.16	Timer Stop Clear Register (TSCR)	157
	8.4 Op	eration	159
	8.4.1	Basic Operation	159
	8.4.2	Disable and Shutdown Operation	159
	8.4.3	Pulse Width Modulator (PWM)	159
	8.4.4	The flow of using TCU5	160
9	Watch	ndog Timer	162
	9.1 Ov	erview	162
		erviewgister Descriptiongister Description	
			163
	9.2 Re	gister Description	163 163
	9.2 Re 9.2.1	gister Description	163 163 164
	9.2 Re 9.2.1 9.2.2	gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER)	163 163 164 165
	9.2 Re 9.2.1 9.2.2 9.2.3 9.2.4	gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER) Watchdog Timer Data Register (TDR)	
	9.2 Re 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Wa	gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER) Watchdog Timer Data Register (TDR) Watchdog Timer Counter (TCNT)	
	9.2 Re 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Wa	gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER) Watchdog Timer Data Register (TDR) Watchdog Timer Counter (TCNT) atchdog Timer Function	
	9.2 Re 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Wa 0 LCD (gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER) Watchdog Timer Data Register (TDR) Watchdog Timer Counter (TCNT) atchdog Timer Function Controller erview	
	9.2 Re 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Wa 0 LCD (10.1 Ov 10.2 Pin	gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER) Watchdog Timer Data Register (TDR) Watchdog Timer Counter (TCNT) atchdog Timer Function Controller erview Description	
10	9.2 Re 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Wa 0 LCD (10.1 Ov 10.2 Pin 10.3 Blo	gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER) Watchdog Timer Data Register (TDR) Watchdog Timer Counter (TCNT) Atchdog Timer Function Controller erview Description Ock Diagram	
10	9.2 Re 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Wa 0 LCD (10.1 Ov 10.2 Pin 10.3 Blo 10.4 LC	gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER) Watchdog Timer Data Register (TDR) Watchdog Timer Counter (TCNT) atchdog Timer Function Controller erview Description D Display Timing	
10	9.2 Re 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Wa 0 LCD (10.1 Ov 10.2 Pin 10.3 Blo 10.4 LC 10.5 TV	gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER) Watchdog Timer Data Register (TDR) Watchdog Timer Counter (TCNT) Atchdog Timer Function Controller erview Description Display Timing Encoder Timing	
10	9.2 Re 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Wa 0 LCD (10.1 Ov 10.2 Pin 10.3 Blo 10.4 LC 10.5 TV	gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER) Watchdog Timer Data Register (TDR) Watchdog Timer Counter (TCNT) Atchdog Timer Function Controller erview Description Description D Display Timing Encoder Timing gister Description	
10	9.2 Re 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Wa 0 LCD (10.1 Ov 10.2 Pin 10.3 Blo 10.4 LC 10.5 TV 10.6 Re	gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER) Watchdog Timer Data Register (TDR) Watchdog Timer Counter (TCNT) Atchdog Timer Function Controller erview Description Ock Diagram D Display Timing Encoder Timing gister Description Configure Register (LCDCFG)	
10	9.2 Re 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Wa 0 LCD (10.1 Ov 10.2 Pin 10.3 Blo 10.4 LC 10.5 TV 10.6 Re 10.6.1	gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER) Watchdog Timer Data Register (TDR) Watchdog Timer Counter (TCNT) Atchdog Timer Function Controller erview Description Display Timing Encoder Timing gister Description Configure Register (LCDCFG) Vertical Synchronize Register (LCDVSYNC)	
10	9.2 Re 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Wa 0 LCD (10.1 Ov 10.2 Pin 10.3 Blo 10.4 LC 10.5 TV 10.6 Re 10.6.1 10.6.2	gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER) Watchdog Timer Data Register (TDR) Watchdog Timer Counter (TCNT) Atchdog Timer Function Controller erview Description Ock Diagram D Display Timing Encoder Timing gister Description Configure Register (LCDCFG)	
10	9.2 Re 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Wa 0 LCD (10.1 Ov 10.2 Pin 10.3 Blo 10.4 LC 10.5 TV 10.6 Re 10.6.1 10.6.2 10.6.3	gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER) Watchdog Timer Data Register (TDR) Watchdog Timer Counter (TCNT) Atchdog Timer Function Controller erview Description Description Display Timing Encoder Timing gister Description Configure Register (LCDCFG) Vertical Synchronize Register (LCDHSYNC) Horizontal Synchronize Register (LCDHSYNC)	
10	9.2 Re 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Wa 0 LCD (10.1 Ov 10.2 Pin 10.3 Blo 10.4 LC 10.5 TV 10.6 Re 10.6.1 10.6.2 10.6.3 10.6.4	gister Description Watchdog Control Register (TCSR) Watchdog Enable Register (TCER) Watchdog Timer Data Register (TDR) Watchdog Timer Counter (TCNT) atchdog Timer Function Controller erview Description ck Diagram D Display Timing Encoder Timing gister Description Configure Register (LCDCFG) Vertical Synchronize Register (LCDHSYNC) Horizontal Synchronize Register (LCDVST) Virtual Area Setting (LCDVAT)	



10.6.7	PS Signal Setting (LCDPS)	177
10.6.8	CLS Signal Setting (LCDCLS)	177
10.6.9	SPL Signal Setting (LCDSPL)	178
10.6.10	REV Signal Setting (LCDREV)	178
10.6.11	Control Register (LCDCTRL)	178
10.6.12	Status Register (LCDSTATE)	180
10.6.13	Interrupt ID Register (LCDIID)	180
10.6.14	Descriptor Address Register0, 1 (LCDDA0, 1)	181
10.6.15	Source Address Register0, 1 (LCDSA0, 1)	181
10.6.16	Frame ID Register0 (LCDFID0,1)	182
10.6.17	DMA Command Register0, 1 (LCDCMD0, 1)	182
10.7 LCE	O Controller Pin Mapping	184
10.7.1	TFT and CCIR656 Pin Mapping	184
10.7.2	Single STN Pin Mapping	185
10.7.3	Dual Panel STN Pin Mapping	186
10.8 Disp	olay Timing	187
10.8.1	General 16-bit and 18-bit TFT Timing	187
10.8.2	8-bit Serial TFT Timing	188
10.8.3	Special TFT Timing	189
10.9 For	mat of Palette	191
10.9.1	STN	191
10.9.2	TFT	191
10.10 F	ormat of Frame Buffer	192
10.10.1	16bpp	192
10.10.2	18bpp	192
10.10.3	24bpp	192
10.11 F	ormat of Data Pin Utilization	193
10.11.1	Mono STN	193
10.11.2	Color STN	193
10.11.3	18-bit Parallel TFT	193
10.11.4	16-bit Parallel TFT	193
10.11.5	8-bit Serial TFT (24bpp)	193
10.12 L	CD Controller Operation	
10.12.1	Set LCD Controller Device Clock and Pixel Clock	195
10.12.2	Enabling the Controller	195
10.12.3	Disabling the Controller	195
10.12.4	Resetting the Controller	196
10.12.5	Frame Buffer & Palette Buffer	196
11 Smart	LCD Controller	197
11.1 Ove	erview	197
	icture	
	Description	
	•	



11.4 Re	gister Description	199
11.4.1	SLCD Configure Register (MCFG)	199
11.4.2	SLCD Control Register (MCTRL)	201
11.4.3	SLCD Status Register (MSTATE)	201
11.4.4	SLCD Data Register (MDATA)	202
11.4.5	SLCD FIFO (MFIFO)	202
11.5 Sys	stem Memory Format	203
11.5.1	Data format	203
11.5.2	Command Format	204
11.6 Tra	nsfer Mode	205
11.6.1	DMA Transfer Mode	205
11.6.2	Register Transfer Mode	205
11.7 Tim	ning	206
11.7.1	Parallel Timing	206
11.7.2	Serial Timing	206
11.8 Op	eration Guide	207
11.8.1	DMA Operation	207
11.8.2	Register Operation	207
12 Image	Process Unit	208
12.1 Ov	erview	208
12.2 Fea	atures	208
12.3 Blo	ck Diagram	208
12.4 Da	a flow	209
12.4.1	Input Data	209
12.4.2	Output Data	
12.4.3	Resize Coefficients LUT	209
12.5 Re	gister definition	210
12.5.1	IPU Control Register	210
12.5.2	IPU Status Register	210
12.5.3	Data Format Register	211
12.5.4	Input Y Data Address Register	212
12.5.5	Input U Data Address Register	212
12.5.6	Input V Data Address Register	212
12.5.7	Input Geometric Size Register	213
12.5.8	Input Y Data Line Stride Register	213
12.5.9	Input UV Data Line Stride Register	214
12.5.10	Output Frame Start Address Register	214
12.5.11	Output Geometric Size Register	214
12.5.12	Output Data Line Stride Register	215
12.5.13	Resize Coefficients Table Index Register	215
12.5.14	CSC C0 Coefficient Register	216
12.5.15	CSC C1 Coefficient Register	216



12.5.16	S CSC C2 Coefficient Register	217
12.5.17	CSC C3 Coefficient Register	217
12.5.18	S CSC C4 Coefficient Register	218
12.5.19	Horizontal Resize Coefficients Look Up Table Register group	218
12.5.20	Vertical Resize Coefficients Look Up Table Register group	221
12.6 Ca	alculation for Resized width and height	222
12.7 IP	U Initialization Flow	223
13 Interi	nal CODEC	228
13.1 O	/erview	228
13.1.1	Features	228
13.1.2	Signal Descriptions	228
13.1.3	Block Diagram	229
13.2 Re	egister Descriptions	231
13.2.1	CODEC Control Register 1 (CDCCR1)	231
13.2.2	CODEC Control Register 2 (CDCCR2)	233
13.3 O _l	peration	235
13.3.1	Initialization	235
13.3.2	CODEC controlling and typical operations	235
13.3.3	Power saving	238
13.3.4	Pop noise and the reduction of it	239
13.4 Ti	ning parameters	244
13.5 AC	C & DC parameters	244
14 AC97	7/I2S Controller	245
14.1 O	verview	245
14.1.1	Block Diagram	246
14.1.2	Features	246
14.1.3	Interface Diagram	247
14.1.4	Signal Descriptions	248
14.1.5	RESET# / SYS_CLK Pin	248
14.1.6	BIT_CLK Pin	249
14.1.7	SYNC Pin	249
14.1.8	SDATA_OUT Pin	249
14.1.9	SDATA_IN Pin	249
14.2 Re	egister Descriptions	250
14.2.1	AIC Configuration Register (AICFR)	251
14.2.2	AIC Common Control Register (AICCR)	253
14.2.3	AIC AC-link Control Register 1 (ACCR1)	255
14.2.4	AIC AC-link Control Register 2 (ACCR2)	256
14.2.5	AIC I2S/MSB-justified Control Register (I2SCR)	258
14.2.6	AIC Controller FIFO Status Register (AICSR)	258
14.2.7	AIC AC-link Status Register (ACSR)	260



14.2.8	AIC I2S/MSB-justified Status Register (I2SSR)	261
14.2.9	AIC AC97 CODEC Command Address & Data Register (ACCAR, ACCDR)	262
14.2.10	AIC AC97 CODEC Status Address & Data Register (ACSAR, ACSDR)	262
14.2.11	AIC I2S/MSB-justified Clock Divider Register (I2SDIV)	263
14.2.12	AIC FIFO Data Port Register (AICDR)	264
14.3 Ser	al Interface Protocol	265
14.3.1	AC-link serial data format	265
14.3.2	I2S and MSB-justified serial audio format	266
14.3.3	Audio sample data placement in SDATA_IN/SDATA_OUT	267
14.4 Ope	eration	269
14.4.1	Initialization	269
14.4.2	AC '97 CODEC Power Down	270
14.4.3	Cold and Warm AC '97 CODEC Reset	270
14.4.4	External CODEC Registers Access Operation	272
14.4.5	Audio Replay	272
14.4.6	Audio Record	273
14.4.7	FIFOs operation	275
14.4.8	Data Flow Control	276
14.4.9	Serial Audio Clocks and Sampling Frequencies	277
14.4.10	Interrupts	281
15 SAR A	VD Controller	282
15.1 Ove	erview	282
	Description	283
15.3 Reg	Description jister Description	
15.3 Reg 15.3.1	gister Description	284
`	ADC Enable Register (ADENA)	284 285
15.3.1	ADC Configure Register (ADCFG)	284 285 286
15.3.1 15.3.2	ADC Control Register (ADCTRL) ADC Configure Register (ADCTRL)	284 285 286 288
15.3.1 15.3.2 15.3.3	ADC Enable Register (ADENA) ADC Configure Register (ADCFG) ADC Control Register (ADCTRL) ADC Status Register (ADSTATE)	284 285 286 288
15.3.1 15.3.2 15.3.3 15.3.4	ADC Enable Register (ADENA) ADC Configure Register (ADCFG) ADC Control Register (ADCTRL) ADC Status Register (ADSTATE) ADC Same Point Time Register (ADSAME)	284 285 286 288 289
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5	ADC Enable Register (ADENA) ADC Configure Register (ADCFG) ADC Control Register (ADCTRL) ADC Status Register (ADSTATE) ADC Same Point Time Register (ADSAME) ADC Wait Pen Down Time Register (ADWAIT)	284 285 286 288 289 290
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6	ADC Enable Register (ADENA) ADC Configure Register (ADCFG) ADC Control Register (ADCTRL) ADC Status Register (ADSTATE) ADC Same Point Time Register (ADSAME)	284 285 286 289 290 290
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7	ADC Enable Register (ADENA) ADC Configure Register (ADCFG) ADC Control Register (ADCTRL) ADC Status Register (ADSTATE) ADC Same Point Time Register (ADSAME) ADC Wait Pen Down Time Register (ADWAIT) ADC Touch Screen Data Register (ADTCH) ADC PBAT Data Register (ADBDAT)	284 285 286 289 290 290 293
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9	ADC Enable Register (ADENA) ADC Configure Register (ADCFG) ADC Control Register (ADCTRL) ADC Status Register (ADSTATE) ADC Same Point Time Register (ADSAME) ADC Wait Pen Down Time Register (ADWAIT) ADC Touch Screen Data Register (ADTCH)	284 285 286 289 290 290 290 293
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9	ADC Enable Register (ADENA)	284 285 286 289 290 290 293 294 295
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9	ADC Enable Register (ADENA)	284 285 286 289 290 290 293 294 295
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9 15.4 SAI	ADC Enable Register (ADENA)	284285286289290290293294295
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9 15.4 SAI 15.4.1	ADC Enable Register (ADENA)	284 285 286 289 290 290 293 294 295 295 296
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9 15.4 SAI 15.4.1 15.4.2	ADC Enable Register (ADENA)	284285286289290290293294295295296
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9 15.4 SAI 15.4.1 15.4.2 15.4.3 15.4.4 15.4.5	ADC Enable Register (ADENA) ADC Configure Register (ADCFG) ADC Control Register (ADCTRL) ADC Status Register (ADSTATE) ADC Same Point Time Register (ADSAME) ADC Wait Pen Down Time Register (ADWAIT) ADC Touch Screen Data Register (ADTCH) ADC PBAT Data Register (ADBDAT) ADC SADCIN Data Register (ADSDAT) R A/D Controller Guide Single Operation (internal used only) PBAT Sample Operation SADCIN Sample Operation SADCIN Sample Operation Use TSC to support keypad	284285286289290290293295295295296297
15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9 15.4 SAI 15.4.1 15.4.2 15.4.3 15.4.3 15.4.4 15.4.5	ADC Enable Register (ADENA)	284285286289290290293295295295295297



16.2 Red	gister Description	308
16.2.1	PORT PIN Level Register (PAPIN, PBPIN, PCPIN, PDPIN)	
16.2.2	PORT Data Register (PADAT, PBDAT, PCDAT, PDDAT)	
16.2.3	PORT Data Set Register (PADATS, PBDATS, PCDATS, PDDATS)	
16.2.4	PORT Data Clear Register (PADATC, PBDATC, PCDATC, PDDATC)	
16.2.5	PORT Mask Register (PAIM, PBIM, PCIM, PDIM)	313
16.2.6	PORT Mask Set Register (PAIMS, PBIMS, PCIMS, PDIMS)	313
16.2.7	PORT Mask Clear Register (PAIMC, GBPIMC, PCIMC, PDIMC)	314
16.2.8	PORT PULL Disable Register (PAPE, PBPE, PCPE, PDPE)	314
16.2.9	PORT PULL Set Register (PAPES, PBPES, PCPES, PDPES)	315
16.2.10	PORT PULL Clear Register (PAPEC, PBPEC, PCPEC, PDPEC)	315
16.2.11	PORT Function Register (PAFUN, PBFUN, PCFUN, PDFUN)	316
16.2.12	PORT Function Set Register (PAFUNS, PBFUNS, PCFUNS, PDFUNS)	316
16.2.13	PORT Function Clear Register (PAFUNC, PBFUNC, PCFUNC, PDFUNC)	317
16.2.14	PORT Select Register (PASEL, PBSEL, PCFSEL, PDSEL)	317
16.2.15	PORT Select Set Register (PASELS, PBSELS, PCSELS, PDSELS)	318
16.2.16	PORT Select Clear Register (PASELC, PBSELC, PCSELC, PDSELC)	318
16.2.17	PORT Direction Register (PADIR, PBDIR, PCDIR, PDDIR)	319
16.2.18	PORT Direction Set Register (PADIRS, PBDIRS, PCDIRS, PDDIRS)	319
16.2.19	PORT Direction Clear Register (PADIRC, PBDIRC, PCDIRC, PDDIRC)	320
16.2.20	PORT Trigger Register 0, 1, 2 and 3 (PATRG, PBTRG, PCTRG, PDTRG)	320
16.2.21	PORT Trigger Set Register (PATRGS, PBTRGS, PCTRGS, PDTRGS)	321
16.2.22	PORT Trigger Clear Register (PATRGC, PBTRGC, PCTRGC, PDTRGC)	
16.2.23	PORT FLAG Register (PAFLG, PBFLG, PCFLG, PDFLG)	
16.2.24	PORT FLAG Clear Register (PAFLGC, PBFLGC, PCFLGC, PDFLGC)	
	gram Guide	
16.3.1	GPIO Function Guide	
16.3.2	Alternate Function Guide	
16.3.3	Interrupt Function Guide	323
16.3.4	Disable Interrupt Function Guide	323
17 I2C B	us Interface	324
17.1 Ove	erview	324
17.2 Pin	Description	325
17.3 Reg	gister Description	326
17.3.1	Data Register (I2CDR)	326
17.3.2	Control Register (I2CCCR)	
17.3.3	Status Register (I2CSR)	327
17.3.4	Clock Generator Register (I2CGR)	
	Bus Protocol	
17.4.1	Bit Transfer	
17.4.2	Data Validity	
17.4.3	START and STOP Conditions	329



17.4.4	Byte Format	329
17.4.5	Data Transfer Format	
	C Operation	
17.5.1	I2C Initialization	
17.5.2	Write Operation	
17.5.3	Read Operation	
	nronous Serial Interface	
•		
	erview	
	Descriptiongister Description	
18.3.1	SSI Data Register (SSIDR)	
18.3.2	SSI Control Register0 (SSICR0)	
18.3.3	SSI Control Register0 (SSICR0)	
18.3.4	SSI Status Register1 (SSISR)	
18.3.5	SSI Interval Time Control Register (SSITR)	
18.3.6	SSI Interval Character-per-frame Control Register (SSIICR)	
18.3.7	SSI Clock Generator Register (SSIGR)	
	nctional Description	
	ta Formats	
18.5.1	Motorola's SPI Format Details	
18.5.2	TI's SSP Format Details	
18.5.3	National Microwire Format Details	
18.6 Inte	errupt Operation	
19 USB	Host Controller	360
19.1 Ov	erview	360
19.2 Pir	Description	361
19.3 Re	gister Description	362
19.4 Inti	roduction	363
20 USB :	2.0 Device Controller	364
20.1 Ov	erview	26 <i>1</i>
	ature	
	nctional Description	
20.3.1	Block Diagram	
20.3.1	Block Description	
	gister Description	
20.4.1	Register Map	
20.4.2	Memory Map	
20.4.3	Registers Summary	
	ogramming Scheme	
20.5.1		



20.5.2	USB INTERRUPT HANDLING	389
20.6 USE	RESET	391
20.7 SUS	SPEND/RESUME	392
20.7.1	ACTIVE DURING SUSPEND	392
20.7.2	INACTIVE DURING SUSPEND	392
20.7.3	REMOTE WAKEUP	392
20.8 END	POINT 0 HANDLING	393
20.8.1	ZERO DATA REQUESTS	393
20.8.2	WRITE REQUESTS	394
20.8.3	READ REQUESTS	
20.8.4	END POINT0 STATES	395
20.8.5	END POINT0 SERVICER OUTINE	397
20.8.6	IDLE MODE	399
20.8.7	TX MODE	399
20.8.8	RX MODE	400
20.8.9	ERROR HANDLING	401
20.9 BUL	K TRANSACTIONS	403
20.9.1	BULK IN ENDPOINT	403
20.9.2	BULK OUT ENDPOINT	405
20.9.3	INTERRUPT TRANSACTIONS	409
20.10 T	RANSACTION FLOWS	411
20.10.1	CONTROL TRANSACTIONS	411
20.10.2	BULK/INTERRUPT TRANSACTIONS	416
20.10.3	DMA OPERATIONS (WITH BUI LT- IN DMA CONTROLLE)	418
20.11 T	ESTMODES	
20.11.1	TESTMODETEST_SE0_ NAK	423
20.11.2	TESTMODETEST_J	423
20.11.3	TESTMODETEST_K	423
20.11.4	TESTMODETEST _ PACKET	423
21 MultiN	lediaCard/Secure Digital Controller	424
21.1 Ove	rview	424
21.2 Bloc	k Diagram	425
21.3 MM	C/SD Controller Signal I/O Description	426
21.4 Reg	ister Description	428
21.4.1	Start/stop MMC/SD clock Register (MSC_STRPCL)	428
21.4.2	MSC Status Register (MSC_STAT)	430
21.4.3	MSC Clock Rate Register (MSC_CLKRT)	432
21.4.4	MMC/SD Command and Data Control Register (MSC_CMDAT)	432
21.4.5	MMC/SD Response Time Out Register (MSC_RESTO)	434
21.4.6	MMC/SD Read Time Out Register (MSC_RDTO)	434
21.4.7	MMC/SD Block Length Register (MSC_BLKLEN)	435
21.4.8	MSC/SD Number of Block Register (MSC_NOB)	435



21.4.9	MMC/SD Number of Successfully-transferred Blocks Register (MSC_SNOB)	435
21.4.10	MMC/SD Interrupt Mask Register (MSC_IMASK)	436
21.4.11	MMC/SD Interrupt Register (MSC_IREG)	436
21.4.12	MMC/SD Command Index Register (MSC_CMD)	438
21.4.13	MMC/SD Command Argument Register (MSC_ARG)	438
21.4.14	MMC/SD Response FIFO Register (MSC_RES)	438
21.4.15	MMC/SD Receive Data FIFO Register (MSC_RXFIFO)	439
21.4.16	MMC/SD Transmit Data FIFO Register (MSC_TXFIFO)	439
21.5 MM	C/SD Functional Description	440
21.5.1	MSC Reset	440
21.5.2	MSC Card Reset	440
21.5.3	Voltage Validation	440
21.5.4	Card Registry	441
21.5.5	Card Access	442
21.5.6	Protection Management	443
21.5.7	Card Status	447
21.5.8	SD Status	450
21.5.9	SDIO	451
21.5.10	Clock Control	453
21.5.11	Application Specified Command Handling	453
21.6 MM	C/SD Controller Operation	455
21.6.1	Data FIFOs	455
21.6.2	DMA and Program I/O	456
21.6.3	Start and Stop clock	457
21.6.4	Software Reset	
21.6.5	Voltage Validation and Card Registry	
21.6.6	Single Data Block Write	459
21.6.7	Single Block Read	460
21.6.8	Multiple Block Write	
21.6.9	Multiple Block Read	461
21.6.10	Stream Write (MMC)	462
21.6.11	Stream Read (MMC)	
21.6.12	Erase, Select/Deselect and Stop	
21.6.13	SDIO Suspend/Resume	
21.6.14	SDIO ReadWait	
21.6.15	Operation and Interrupt	465
22 UART	Interface	467
22.1 Ove	erview	467
22.2 Pin	Description	468
22.3 Reg	gister Description	469
22.3.1	UART Receive Buffer Register (URBR)	470
22.3.2	UART Transmit Hold Register (UTHR)	471



	22.3.3	UART Divisor Latch Low/High Register (UDLLR / UDLHR)	471
	22.3.4	UART Interrupt Enable Register (UIER)	472
	22.3.5	UART Interrupt Identification Register (UIIR)	473
	22.3.6	UART FIFO Control Register (UFCR)	474
	22.3.7	UART Line Control Register (ULCR)	475
	22.3.8	UART Line Status Register (ULSR)	476
	22.3.9	UART Modem Control Register (UMCR)	478
	22.3.1	0 UART Modem Status Register (UMSR)	479
	22.3.1	1 UART Scratchpad Register	480
	22.3.1	2 Infrared Selection Register (ISR)	480
	22.3.1	3 Uart M Register (UMR)	481
	22.3.1	4 Uart Add Cycle Register(UACR)	481
22	2.4 C	peration	482
	22.4.1	UART Configuration	482
	22.4.2	2 Data Transmission	482
	22.4.3	Data Reception	482
	22.4.4	Receive Error Handling	483
	22.4.5	Modem Transfer	483
	22.4.6	DMA Transfer	483
	22.4.7	Slow IrDA Asynchronous Interface	484
	22.4.8	For any frequency clock to use the Uart	484
23	XBu	rst Boot ROM Specification	487
23	3.1 B	oot Select	487
23	3.2 B	oot Sequence	487
23	3.3 N	IOR Boot Specification	488
23		IAND Boot Specification	
23		SB Boot Specification	
24	Men	nory Map and Registers	496
24	11 P	Physical Address Snace Allocation	496



TABLES

Table 3-1 EMC Pin Description	14
Table 3-2 Physical Address Space Map	16
Table 3-3 Default Configuration of EMC Chip Select Signals	16
Table 3-4 Static Memory Interface Registers	18
Table 3-5 NAND Flash Interface Registers	33
Table 3-6 512-Byte ECC Parity Code Assignment Table For 8-bit NAND Flash	41
Table 3-7 256-Byte ECC Parity Code Assignment Table For 8-bit NAND Flash	41
Table 3-8 256-Halfword ECC Parity Code Assignment Table For 16-bit NAND Flash	42
Table 3-9 SDRAM Registers	45
Table 3-10 SDRAM Address Multiplexing (32-bit data width) *4	57
Table 3-11 SDRAM Address Multiplexing (16-bit data width) *4	58
Table 3-12 SDRAM Command Encoding (NOTES: 1)	59
Table 3-13 SDRAM Mode Register Setting Address Example (32-bit)	79
Table 3-14 SDRAM Mode Register Setting Address Example (16-bit)	79
Table 3-15 Boot Configuration	83
Table 4-1 DMAC Registers	86
Table 4-2 Transfer Request Types	88
Table 4-3 Detection Interval Length	91
Table 4-4 Descriptor Structure	95
Table 4-5 Relationship among DMA Transfer connection, request mode & transfer mode	100
Table 5-1 CGU Registers Configuration	107
Table 5-2 Typical CL and the corresponding maximum ESR	116
Table 5-3 Power/Reset Management Controller Registers Configuration	118
Table 6-1 Registers for real time clock	127
Table 6-2 Registers for hibernating mode	127
Table 7-1 INTC Register	138
Table 8-1 PWM Pins Description	143
Table 10-1 LCD Controller Pins Description	168
Table 10-2 LCD Controller Registers Description	172
Table 11-1 SLCD Pins Description	198
Table 12-1 YUV/YCbCr to RGB CSC Equations	226
Table 12-2 Output data package format	226
Table 13-1 CODEC signal IO pin description	228
Table 13-2 Internal CODEC Registers Description	231
Table 13-3 CODEC settings in various applications	235
Table 13-4 Charge VREF to the middle voltage Vm	239
Table 13-5 Charge HPOUT to the middle voltage Vm	239
Table 13-6 Charge VREF and HPOUT to the middle voltage Vm	240
Table 13-7 Discharge HPOUT to 0V	240
Table 13-8 Discharge VREF to 0V	240
Table 13-9 Discharge VREF and HPOUT to 0V	0.40



Table 14-1 AIC Pins Description	248
Table 14-2 AIC Registers Description	250
Table 14-3 Sample data bit relate to SDATA_IN/SDATA_OUT bit	267
Table 14-4 Cold AC '97 CODEC Reset Timing parameters	271
Table 14-5 Warm AC '97 CODEC Reset Timing Parameters	271
Table 14-6 Audio Sampling rate, BIT_CLK and SYS_CLK frequencies	278
Table 14-7 BIT_CLK divider setting	278
Table 14-8 Approximate common multiple of SYS_CLK for all sample rates	279
Table 14-9 CPM/AIC clock divider setting for various sampling rate if PLL = 270.64MHz	280
Table 14-10 PLL parameters and audio sample errors for EXCLK=12MHz	280
Table 15-1 SADC Pins Description	283
Table 16-1 GPIO Port A summary	303
Table 16-2 GPIO Port B summary	304
Table 16-3 GPIO Port C summary	305
Table 16-4 GPIO Port D summary	
Table 16-5 GPIO Registers	308
Table 17-1 Smart Card Controller Pins Description	
Table 17-2 I2C Registers Description	326
Table 18-1 Micro Printer Controller Pins Description	340
Table 18-2 SSI Serial Port Registers	341
Table 18-3 SSI Interrupts	
Table 19-1 UHC Pins Description	361
Table 21-1 MMC/SD Controller Signal Description	426
Table 21-2 Command Token Format	
Table 21-3 MMC/SD Data Token Format	
Table 21-4 MMC/SD Controller Registers Description	428
Table 21-5 Command Data Block Structure	
Table 21-6 Card Status Description	
Table 21-7 SD Status Structure	451
Table 21-8 How to stop multiple block write	461
Table 21-9 How to stop multiple block read	462
Table 21-10 The mapping between Commands and Steps	
Table 22-1 UART Pins Description	468
Table 22-2 UART Registers Description	469
Table 22-3 UART Interrupt Identification Register Description	473
Table 23-1 Boot Configuration of JZ4720	487
Table 23-2 NOR Boot Specification	488
Table 23-3 NAND First Data Byte Definition	489
Table 23-4 NAND Spare Area Definition	489
Table 23-5 Transfer Types Used by the Boot Program	491
Table 23-6 Vendor Request 0 Setup Command Data Structure	
Table 23-7 Vendor Request 1 Setup Command Data Structure	
Table 23-8 Vendor Request 2 Setup Command Data Structure	494



Table 23-9 Vendor Request 3 Setup Command Data Structure	494
Table 23-10 Vendor Request 4 Setup Command Data Structure	495
Table 23-11 Vendor Request 5 Setup Command Data Structure	495
Table 24-1 JZ4720 Processor Physical Memory Map	496
Table 24-2 AHB Bus Devices Physical Memory Map	498
Table 24-3 APB Bus Devices Physical Memory Map	499



FIGURES

Figure 1-1 JZ4720 Diagram	2
Figure 2-1 CPU Core in JZ4740	8
Figure 3-1 Physical Address Space Map	15
Figure 3-2 Example of 32-Bit Data Width SRAM Connection	23
Figure 3-3 Example of 16-Bit Data Width SRAM Connection	24
Figure 3-4 Example of 8-Bit Data Width SRAM Connection	24
Figure 3-5 Basic Timing of Normal Memory Read	26
Figure 3-6 Basic Timing of Normal Memory Write	26
Figure 3-7 Normal Memory Read Timing With Wait (Software Wait Only)	27
Figure 3-8 Normal Memory Write Timing With Wait (Software Wait Only)	27
Figure 3-9 Normal Memory Read Timing With Wait (Wait Cycle Insertion by WAIT# pin)	28
Figure 3-10 Example of 32-Bit Data Width Byte Control SRAM Connection	29
Figure 3-11 Byte Control SRAM Read Timing	30
Figure 3-12 Byte Control SRAM Write Timing	31
Figure 3-13 Burst ROM Read Timing (Software Wait Only)	32
Figure 3-14 Structure of NAND Flash Boot Loader	39
Figure 3-15 Static Bank 2 Partition When NAND Flash is Used (an example)	40
Figure 3-16 Example of 8-bit NAND Flash Connection	41
Figure 3-17 Synchronous DRAM Mode Register Configuration	50
Figure 3-18 Example of Synchronous DRAM Chip Connection (1)	54
Figure 3-19 Example of Synchronous DRAM Chip Connection (2)	55
Figure 3-20 Synchronous DRAM 4-beat Burst Read Timing (Different Row)	62
Figure 3-21 Synchronous DRAM 4-beat Burst Read Timing (Same Row)	63
Figure 3-22 Synchronous DRAM 4-beat Burst Write Timing (Different Row)	64
Figure 3-23 Synchronous DRAM 4-beat Burst Write Timing (Same Row)	65
Figure 3-24 Synchronous DRAM 8-beat Burst Read Timing (Different Row)	66
Figure 3-25 Synchronous DRAM 8-beat Burst Read Timing (Same Row)	67
Figure 3-26 Synchronous DRAM 8-beat Burst Write Timing (Same Row)	68
Figure 3-27 Synchronous DRAM 8-beat Burst Write Timing (Different Row)	69
Figure 3-28 Synchronous DRAM Single Read Timing (Different Row)	70
Figure 3-29 Synchronous DRAM Single Read Timing (Same Row)	71
Figure 3-30 Synchronous DRAM Single Write Timing (Different Row)	72
Figure 3-31 Synchronous DRAM Single Write Timing (Same Row)	73
Figure 3-32 SDRAM Power-Down Mode Timing (CKO Stopped)	74
Figure 3-33 SDRAM Power-Down Mode Timing (Clock Supplied)	74
Figure 3-34 Synchronous DRAM Auto-Refresh Operation	75
Figure 3-35 Synchronous DRAM Auto-Refresh Timing	76
Figure 3-36 Synchronous DRAM Self-Refresh Timing	78
Figure 3-37 SDRAM Mode Register Write Timing 1 (Pre-charge All Banks)	81
Figure 3-38 SDRAM Mode Register Write Timing 2 (Mode Register Set)	82
Figure 4-1 Descriptor Transfer Flow	96



Figure 5-1 CGU Block Diagram	105
Figure 5-2 Block Diagram of PLL	113
Figure 5-3 Oscillating circuit for fundamental mode	116
Figure 10-1 Block Diagram	
Figure 10-2 Display Parameters	170
Figure 10-3 TV-Encoder Display Parameters	171
Figure 10-4 General 16-bit and 18-bit TFT LCD Timing	187
Figure 10-5 8-bit serial TFT LCD Timing (24bpp)	188
Figure 10-6 Special TFT LCD Timing 1	189
Figure 10-7 Special TFT LCD Timing 2	189
Figure 12-1 Source Data storing format in external memory	227
Figure 13-1 CODEC block diagram	229
Figure 13-2 Internal CODEC works with AIC	230
Figure 14-1 AIC Block Diagram	246
Figure 14-2 Interface to the Internal I2S CODEC Diagram	247
Figure 14-3 Interface to an External AC'97 CODEC Diagram	247
Figure 14-4 Interface to an External Master Mode I2S/MSB-Justified CODEC Diagram	247
Figure 14-5 Interface to an External Slave Mode I2S/MSB-Justified CODEC Diagram	248
Figure 14-6 AC-link audio frame format	265
Figure 14-7 AC-link tag phase, slot 0 format	265
Figure 14-8 AC-link data phases, slot 1 ~ slot 12 format	265
Figure 14-9 I2S data format	266
Figure 14-10 MSB-justified data format	266
Figure 14-11 Cold AC '97 CODEC Reset Timing	271
Figure 14-12 Warm AC '97 CODEC Reset Timing	271
Figure 14-13 Transmitting/Receiving FIFO access via APB Bus	275
Figure 14-14 SYS_CLK, BIT_CLK and SYNC generation scheme	
Figure 15-1 6x5 keypad circuit	297
Figure 15-2 Wait for pen-down (C=1100) circuit	298
Figure 15-3 Measure X-position (C=0010) circuit	299
Figure 15-4 Measure Y-position (C=0011) circuit	299
Figure 17-1 I2C-bus Protocol	
Figure 17-2 I ² C-bus Protocol (cont.)	330
Figure 17-3 Normal 7 Bit Address after START Condition	331
Figure 17-4 General Call Address after START Condition	332
Figure 17-5 START Byte after START Condition	332
Figure 17-6 A Master-Transmitter Addresses a Slave Receiver with a 7-Bit Address	333
Figure 17-7 A Master Reads the Slave Immediately after the First Byte (Master-Receiver) \dots	334
Figure 17-8 I2C Initialization.	335
Figure 17-9 I2C Write Operation Flowchart	336
Figure 17-10 I2C Read Operation Flowchart	337
Figure 17-11 Read Operation Flowchart (cont.)	
Figure 18-1 SPI Single Character Transfer Format (PHA = 0)	353



Figure 18-2 SPI Single Character Transfer Format (PHA = 1)	353
Figure 18-3 SPI Back-to-Back Transfer Format	354
Figure 18-4 SPI Frame Interval Mode Transfer Format (ITFRM = 0, LFST = 0)	355
Figure 18-5 SPI Frame Interval Mode Transfer Format (ITFRM = 1, LFST = 1)	356
Figure 18-6 TI's SSP Single Transfer Format	356
Figure 18-7 TI's SSP Back-to-back Transfer Format	357
Figure 18-8 National Microwire Format 1 Single Transfer	357
Figure 18-9 National Microwire Format 1 Back-to-back Transfer	358
Figure 18-10 National Microwire Format 2 Read Timing	358
Figure 18-11 National Microwire Format 2 Write Timing	358
Figure 21-1 MMC/SD Controller Block Diagram	425
Figure 23-1 JZ4720 NAND Boot Sequence	490
Figure 23-2 USB Communication Flow	491
Figure 23-3 Typical Procedure of USB Boot	493



1 Overview

JZ4720 is a low cost multimedia application processor targeting for mobile devices like MP4, electronic dictionary. Incorporate the XBurst[®] CPU core based on leading micro-architecture technology, this processor provides high integration, high performance and low power consumption solution for embedded device.

XBurst[®] is a high performance and power-efficient 32-bit RISC core with 16K instruction cache and 16K data cache, operating at speed up to 240MHz. The SIMD instruction set implemented by XBurst[®] core, in together with the on chip Image Processing Unit, provides MPEG-4 decoding capability up to CIF resolution at 25 frames per second. The memory interface supports a variety of memory types that allow flexible design requirements, include the glueless connection to SLC/MLC NAND Flash for cost sensitive applications. On-chip modules such as LCD controller, audio CODEC, multi-channel SAR-ADC, AC97/I2S controller and camera interface offer designers a rich suite of peripherals for multimedia application. WLAN, Bluetooth and expansion options are supported through the USB 1.1 and MMC/SD/SDIO host controllers. And the other peripherals such as USB 2.0 device, UART and SPI as well as general system resources provide enough computing and connectivity capability for many applications.



1.1 Block Diagram




Figure 1-1 JZ4720 Diagram



1.2 Features

1.2.1 **CPU Core**

- XBurst[®] RISC instruction set to support Linux and WinCE
- XBurst[®] SIMD instruction set to support multimedia acceleration
- XBurst[®] 8-stage pipeline micro-architecture up to 240MHz
- 16K I-Cache, 16K D-Cache
- 32-entry dual-pages joint-TLB, 4 entry Instruction TLB and 4 entry data TLB
- Hardware Debug support via JTAG port
- Smart prefetch to accelerate multimedia applications

1.2.2 Memory Sub-systems

- Static memory interface
 - Direct interface to SRAM, ROM, Burst ROM, and NOR Flash
 - Six chip-select pin for static memory, each can be configured separately
 - Support 8 or 16 bits data width
 - The size and base address of static memory banks are programmable
- NAND Flash interface
 - Support MLC NAND as well as SLC NAND
 - Support all 8-bit/16-bit NAND Flash devices regardless of density and organization
 - Hamming and Reed-Solomon Hardware ECC for error detection and correction
 - Support automatic boot up from NAND Flash devices
- Synchronous DRAM Interface
 - 1 banks with programmable size and base address
 - 16-bit data bus width is supported
 - Multiplexes row/column addresses according to SDRAM capacity
 - Two-bank or four-bank SDRAM is supported
 - Supports auto-refresh and self-refresh functions
 - Supports power-down mode to minimize the power consumption of SDRAM
 - Supports page mode
- Direct Memory Access Controller
 - Six independent DMA channels
 - Descriptor supported
 - Transfer data units: 8-bit, 16-bit, 32-bit, 16-byte or 32-byte
 - Transfer requests can be: auto-request within DMA; and on-chip peripheral module request
 - Interrupt on transfer completion or transfer error
 - Supports two transfer modes: single mode or block mode
- The JZ4720 processor system supports little endian only



1.2.3 System Devices

- Clock generation and power management
 - On-chip oscillator circuit for an 32768Hz clock and an 12MHz clock
 - One On-chip phase-locked loops (PLL) with programmable multiple-ratio. Internal counter are used to ensure PLL stabilize time
 - PLL on/off is programmable by software
 - ICLK, PCLK, SCLK, MCLK and LCLK frequency can be changed separately for software by setting division ratio
 - Supports six low-power modes and function: NORMAL mode; DOZE mode; IDLE mode;
 SLEEP mode; HIBERNATE mode; and MODULE-STOP function
- RTC (Real Time Clock)
 - 32-bit second counter
 - 1Hz from 32768hz
 - Alarm interrupt
 - Independent power
 - A 32-bits scratch register used to indicate whether power down happens for RTC power

Interrupt controller

- Total 28 maskable interrupt sources from on-chip peripherals and external request through GPIO ports
- Interrupt source and pending registers for software handling
- Unmasked interrupts can wake up the chip in sleep or standby mode
- Timer and counter unit with PWM output
 - Provide eight separate channels, 6 of which with PWM output
 - 16-bit A counter and 16-bit B counter with auto-reload function every channel
 - Support interrupt generation when the A counter underflows
 - Three clock sources: RTCLK (real time clock), EXCLK (external clock input), PCLK (APB Bus clock) selected with 1, 4, 16, 64, 256 and 1024 clock dividing selected
 - PWM output supported
- Watchdog timer
 - 16-bit counter in RTC clock with 1, 4, 16, 64, 256 and 1024 clock dividing selected
 - Generate power-on reset

1.2.4 Audio/Display/UI Interfaces

- LCD controller
 - Single-panel display in active mode, and single- or dual-panel displays in passive mode
 - 2, 4, 16 grayscales and up to 4096 colors in STN mode
 - 2, 4, 16, 256, 4K, 32K, 64K, 256K and 16M colors in TFT mode
 - 18 bit data bus support 1,2,4,8 pins STN panel, 16bit and 18bit TFT and 8bit I/F TFT
 - Display size up to 800×600 pixels
 - 256×16 bits internal palette RAM
 - Support ITU601/656 data format
 - Support smart LCD (SRAM-like interface LCD module)



- Image process unit
 - Video frame resize
 - Color space conversion: 420/444/422 YUV to RGB convert
- Embedded Audio CODEC
 - 18-bit DAC, SNR: 88dB
 - 16-bit ADC, SNR: 85dB
 - Sample rate: 8/11.025/12/16/22.05/24/32/44.1/48kHz
 - MIC input
 - L/R channels headphone output amplifier support up to 32ohm load
- AC97/I2S controller
 - Supports 8, 16, 18, 20 and 24 bit for sample for AC-link and I2S/MSB-Justified format
 - DMA transfer mode support
 - Support variable sample rate mode for AC-link format
 - Power down mode and two wake-up mode support for AC-link format
 - Programmable Interrupt function support
 - Support the embedded CODEC
- SADC
 - 12-bit, 2Mbps, SNR@500kHz is 61dB, THD@500kHz is -71dB
 - XP/XN, YP/YN inputs for touch screen
 - Battery voltage input

1.2.5 On-chip peripherals

- General-Purpose I/O ports
 - Total GPIO pin number is 90
 - Each pin can be configured as general-purpose input or output or multiplexed with internal chip functions
 - Each pin can act as a interrupt source and has configurable rising/falling edge or high/low level detect manner, and can be masked independently
 - Each pin can be configured as open-drain when output
 - Each pin can be configured as internal resistor pull-up
- I2C bus interface
 - Only supports single master mode
 - Supports I2C standard-mode and F/S-mode up to 400 kHz
 - Double-buffered for receiver and transmitter
 - Supports general call address and START byte format after START condition
- Synchronous serial interface
 - Supports three formats: TI's SSP, National Microwire, and Motorola's SPI
 - Configurable 2 17 (or multiples of them) bits data transfer
 - Full-duplex/transmit-only/receive-only operation
 - Supports normal transfer mode or Interval transfer mode
 - Programmable transfer order: MSB first or LSB first
 - 17-bit width, 128-level deep transmit-FIFO and receive-FIFO



- Programmable divider/prescaler for SSI clock
- Back-to-back character transmission/reception mode
- Up to 60M bps
- USB 1.1 host interface
 - Open Host Controller Interface (OHCI)-compatible and USB Revision 1.1-compatible
- USB 2.0 device interface
 - Compliant with USB protocol revision 2.0
 - High speed and full speed supported
 - Embedded USB 2.0 PHY
- MMC/SD/SDIO controller
 - Compliant with "The MultiMediaCard System Specification version 3.3"
 - Compliant with "SD Memory Card Specification version 1.01" and "SDIO Card Specification version 1.0" with 1 command channel and 4 data channels
 - 20~80 Mbps maximum data rate
 - Supports up to 10 cards (including one SD card)
 - Maskable hardware interrupt for SD I/O interrupt, internal status, and FIFO status

Two UART

- 5, 6, 7 or 8 data bit operation with 1 or 1.5 or 2 stop bits, programmable parity (even, odd, or none)
- 16x8bit FIFO for transmit and 16x11bit FIFO for receive data
- Interrupt support for transmit, receive (data ready or timeout), and line status
- Supports DMA transfer mode
- Provide complete serial port signal for modem control functions
- Support slow infrared asynchronous interface (IrDA)
- IrDA function up to 115200bps baudrate
- UART function up to 921.6Kbps baudrate

1.2.6 Bootrom

8kB Boot ROM



1.3 Characteristic

Item	Characteristic
Process Technology	0.18um CMOS
Power supply voltage	I/O: 3.3 ± 0.3V
	Core: 1.8 ± 0.2
Package	СОВ
Operating frequency	336MHz
Power consumption	150mw @ 240MHz



2 CPU Core

CPU core in JZ4740 implements the Xburst-1 core. Moreover, an extra MXU (media extension unit) implements XBurst SIMD instruction set release I. Refer to following diagram for structure of the CPU core in JZ4740.

2.1 Block Diagram




Figure 2-1 CPU Core in JZ4740



2.2 Extra Features of CPU core in JZ4740

Item	Features
Media Extension Unit	Ingenic SIMD instruction set release I
(MXU)	fully pipelined
Processor ID	Value read from CP0.PRId is 0x0ad0024f

Please refer to documents XBurst-ISA and XBurst1_PM for ISA and programming relative details.



2.3 Instruction Cycles

Most instructions have one cycle repeat rate, that is, when the pipeline is fully filled, there is one instruction issued per clock cycle. However, some particular instructions require extra cycles. Following table lists cycle consumption of all instructions belonging to XBurst-ISA implemented in JZ4740.

1 st Instruction	2 nd Instruction	Cycles	Description
WAIT	Anyone	variable	WAIT instruction will be repeatedly executed until an interrupt arise.
MTC0 TLBWI/TLBWR TLBP/TLBR	Anyone	4	3 extra interlock cycles.
CACHE	Anyone	2	1 extra interlock cycles.
JMP/BC	Anyone (delay slot)	4/1	0 cycle penalty when BTB predicts taken and the branch is taken or BTB predicts untaken and the branch is untaken or BTB miss and the branch is untaken. Otherwise, extra 3 cycles penalty.
BCL	Anyone (delay slot)	5/4/2/1	 0 cycle penalty when BTB predicts taken and branch is taken, otherwise: 1 BTB miss, branch is taken, 3 cycles penalty. 2 BTB miss, branch is untaken, 1 cycle penalty. 3 BTB predict taken, branch is untaken, 4 cycles penalty. 4 BTB predict untaken, branch is taken, 3 cycles penalty.
MULT/MULTU MADD/MADDU MSUB/MSUBU	MULT/MULTU MADD/MADDU MSUB/MSUBU	4	3 extra interlock cycles due to MDU operating hazard.
	MUL/DIV/DIVU	4	3 extra interlock cycles due to MDU operating hazard.
	MFHI/MFLO MTHI/MTLO	4	3 extra interlock cycles due to MDU operating hazard.
	Any other	1	No data dependency or hazards exist.
MUL	MULT/MULTU MADD/MADDU MSUB/MSUBU	4	3 extra interlock cycles due to MDU operating hazard.
	MUL/DIV/DIVU	4	3 extra interlock cycles due to MDU operating hazard.
	MFHI/MFLO MTHI/MTLO	4	3 extra interlock cycles due to MDU operating hazard.



	Any other	4/1	If the second instruction has RAW data dependency, 3 extra interlock cycles, otherwise, 0 cycle penalty.
DIV/DIVU	MULT/MULTU MADD/MADDU MSUB/MSUBU MUL/DIV/DIVU	4~35	3~34 extra interlock cycles determined by characteristic value of divider and dividend.
DIV/DIVU	MFHI/MFLO	2~34	1~33 interlock cycles determined by characteristic value of divider and dividend.
	Any other	1	No data dependency or hazards exist.
MFHI/MFLO/MFC0	Anyone	4/1	If the second instruction has RAW data dependency, 3 extra interlock cycles, otherwise, 0 cycle penalty.
LW/LL LWL/LWR LB/LBHU LH/HU	Anyone	4/1	If the second instruction has RAW data dependency, 3 extra interlock cycles, otherwise, 0 cycle penalty.
D16MUL/D16MULF D16MAC/D16MACF	SIMD instruction	3/1	If the second SIMD instruction has RAW data dependency, 2 extra interlock cycles, otherwise, 0 cycle penalty.
	Any other	1	No data dependency or hazards exist.
D32ACC/Q16ACC Q8SAD S32MAX/S32MIN	SIMD instruction	2/1	If the second SIMD instruction has RAW data dependency, 1 extra interlock cycle, otherwise, 0 cycle penalty.
D16MAX/D16MIN	Any other	1	No data dependency or hazards exist.
S32LDD/S32LDDV S32LDI/S32LDIV	SIMD instruction	2/1	If the second SIMD instruction has RAW data dependency, 1extra interlock cycle, otherwise, 0 cycle penalty.
	Any other	1	No data dependency or hazards exist.
S32I2M	SIMD instruction	2/1	If the second SIMD instruction has RAW data dependency, 1extra interlock cycle, otherwise, 0 cycle penalty.
	Any other	1	No data dependency or hazards exist.
S32M2I	Anyone	4/1	If the second instruction has RAW data dependency, 3 extra interlock cycles, otherwise, 0 cycle penalty.
Others	Anyone	1	



NOTE: JMP denotes J and JR instructions; BC denotes branch conditionally instructions; BCL denotes branch conditionally and likely instructions.



3 External Memory Controller

3.1 Overview

The External Memory Controller (EMC) divides the off-chip memory space and outputs control signals complying with specifications of various types of memory and bus interfaces. It enables the connection of static memory, NAND flash memory, synchronous DRAM, etc., to this processor.

• Static memory interface

- Direct interface to ROM, Burst ROM, SRAM and NOR Flash
- Support 4 external chip selection CS4~1#. Each bank can be configured separately
- The size and base address of static memory banks are programmable
- Output of control signals allowing direct connection of memory to each bank. Write strobe setup time and hold time periods can be inserted in an access cycle to enable connection to low-speed memory
- Wait state insertion can be controlled by program
- Wait insertion by WAIT pin
- Automatic wait cycle insertion to prevent data bus collisions in case of consecutive memory accesses to different banks, or a read access followed by a write access to the same bank

NAND flash interface

- Support on CS4~CS1, sharing with static memory bank4~bank1
- Support most types of NAND flashes, including 8-bit and 16-bit bus width, 512B and 2KB page size. For 512B page size, 3 and 4 address cycles are supported. For 2KB page size, 4 and 5 address cycles are supported
- Hardware ECC generation including Hamming and RS codes correction
- Support read/erase/program NAND flash memory
- Support boot from NAND flash

SDRAM Interface

- Support 1 chip selection DCS#
- Support both 32-bit and 16-bit bus width
- Support both two-bank and four-bank type SDRAM
- Support burst operation
- Support both auto-refresh and self-refresh functions
- The size and base address of each bank is configurable
- Multiplexes row/column addresses according to SDRAM capacity
- Controls timing of SDRAM direct-connection control signals according to register setting
- Supports power-down mode to minimize the power consumption of SDRAM
- Support page mode



3.2 Pin Description

Following table list the EMC pins.

Table 3-1 EMC Pin Description

Pin Name	I/O	Signal	Description
Data Bus	I/O	D31 – D0	Data I/O.
Address bus	0	A22-A0	Address output.
Static chip select 4 ~ 1	0	CS4~1#	Chip select signal that indicates the static bank being accessed.
SDRAM chip select	0	DCS#	Chip select signal that indicates the SDRAM bank being accessed.
Read enable	0	RD#/	For Static memory read enable signal.
Write enable	0	WE# /	Static memory write enable signal.
Column address strobe	0	CAS#	SDRAM column address strobe signal.
Row address strobe	0	RAS#	SDRAM row address strobe signal.
Read/write	0	RD/WR#	Data bus direction designation signal. Also used as SDRAM write enable signal.
Byte enable 0	0	WE0# /	For non-byte-control static memory, D7-0 write enable signal.
		BE0# / DQM0 /	For byte-control static memory, D7-0 selection signal. For SDRAM, D7–D0 selection signal.
Byte enable 1	0	WE1# /	For non-byte-control static memory, D15-8 write enable signal. For byte-control static memory, D15-8 selection signal.
		DQM1/	For SDRAM, D15–D8 selection signal.
Byte enable 2	0	WE2# / BE2# / DQM2 /	For non-byte-control static memory, D23-16 write enable signal. For byte-control static memory, D23-16 selection signal. For SDRAM, D23–D16 selection signal.
Byte enable 3	0	WE3# / BE3# / DQM3	For static memory, D31-24 write enable signal. For byte-control static memory, D31-24 selection signal. For SDRAM, D31–D24 selection signal.
SDRAM Clock enable	0	CKE	Enable the SDRAM clock.
Wait	I	Wait# /	External wait state request signal for memory-like devices.
NAND flash read enable	0	FRE#	NAND flash read enable signal.
NAND flash write enable	0	FWE#	NAND flash write enable signal.
NAND flash ready/busy	I	FRB#	Indicates NAND flash is ready or busy. (When Nand flash boot, GPC30 is used as FRB# of CS1#)



3.3 Physical Address Space Map

Both virtual spaces and physical spaces are 32-bit wide in this architecture. Virtual addresses are translated by MMU into physical address which is further divided into several partitions for static memory, SDRAM, and internal I/O.




Figure 3-1 Physical Address Space Map



Table 3-2 Physical Address Space Map

Start Address	End Address	Connectable Memory	Capacity
H'0000 0000	H'07FF FFF	SDRAM space	128 MB
H'0800 0000	H'0FFF FFFF	Static memory space	128 MB
H'1000 0000	H'13FF FFFF	Internal I/O space	64 MB
H'1400 0000	H'1BFF FFFF	Static memory space	128MB
H'1C00 0000	H'1FBF FFFF	Un-used	60MB
H'1FC0 0000	H'1FC0 0FFF	On-chip boot ROM	4KB
H'1FC0 1000	H'1FFF FFFF	Un-used	4095KB
H'2000 0000	H'BFFF FFFF	SDRAM space	2944 MB
H'D000 0000	H'FFFF FFFF	Reserved space	512 MB

The base address and size of each memory banks are configurable. Software can re-configure these memory banks according to the actual connected memories. Following table lists the default configuration after reset.

Table 3-3 Default Configuration of EMC Chip Select Signals

Chip-Selec t Signal	Connected Memory	Capacit y	Memory Width *1	Start Address	End Address
CS1#	Static memory bank 1	8 MB	8, 16, 32	H'1800 0000	H'1BFF FFFF
CS2#	Static memory bank 2	8 MB	8, 16, 32	H'1400 0000	H'17FFFFFF
CS3#	Static memory bank 3	8 MB	8, 16, 32	H'0C00 0000	H'0FFF FFFF
CS4#	Static memory bank 4	8 MB	8, 16, 32	H'0800 0000	H'0BFF FFFF
DCS#*3	SDRAM bank	128 MB	16, 32	H'2000 0000	H'27FF FFFF

NOTES:

- 1 Data width of static memory banks can be configured to 8, 16 or 32 bits by software.
- 2 The 4KB address space from H'1FC00000 to H'1FC00FFF in bank 0 is mapped to on-chip boot ROM. The other memory spaces in bank 0 are not used.
- 3 To support large SDRAM space, EMC re-maps the physical address H'0000000-H07FFFFF to H'20000000-H'27FFFFF. Software must configure the SDRAM base address by the re-mapped address.



3.4 Static Memory Interface

The static memory controller provides glueless interface to SRAM's, **ROMs** а (PROMs/EPROMs/FLASH), dual port memory, IO devices, and many other peripherals devices. It can directly control up to 4 devices using four chip select lines. Additional devices may be supported through external decoding of the address bus. The Device Controller shares the data and address busses with the SDRAM controller. Thus, only one memory subsection (SDRAM, memory, or IO) can be active at any time.

Each chip select can directly access memory or IO devices that are 8-bits, 16-bits, or 32-bits wide. Each device connected to a chip select line has 2 associated registers that control its operation and the access timing to the external device. The Static Memory Control Register SMCRn specifies various configurations for the device. The Static Memory Address Configuration Register SACRn specifies the base address and size for each device, enabling any device to be located anywhere in the physical address range.

The static memory interface includes the following signals:

- Four chip selects, CS4~1#
- Twenty-three address signals, A22-A0
- One read enable, RD#
- One write enable, WE#
- Four byte enable, BE3~1#
- One wait pin, WAIT#

The SMT field in SMCRn registers specifies the type of memory and BW field specifies the bus width. BOOT_SEL[1:0] defines whether system boot from Nor or Nand flash and the page size when boot from Nand flash.



3.4.1 Register Description

Table 3-4 Static Memory Interface Registers

Name	Description	RW	Reset Value	Address	Access Width
SMCR1	Static memory control register 1	RW	0x0FFF7700	0x13010014	32
SMCR2	Static memory control register 2	RW	0x0FFF7700	0x13010018	32
SMCR3	Static memory control register 3	RW	0x0FFF7700	0x1301001C	32
SMCR4	Static memory control register 4	RW	0x0FFF7700	0x13010020	32
SACR1	Static memory bank 1 address configuration register	RW	0x000018FC	0x13010034	32
SACR2	Static memory bank 2 address configuration register	RW	0x000016FE	0x13010038	32
SACR3	Static memory bank 3 address configuration register	RW	0x000014FE	0x1301003C	32
SACR4	Static memory bank 4 address configuration register	RW	0x00000CFC	0x13010040	32

3.4.1.1 Static Memory Control Register (SMCR1~4)


SMCR1~4 are 32-bit read/write registers that contain control bits for static memory. On reset, SMCR1~4 are initialized to 0x0FFF7700.

 SMCR1
 0x13010014

 SMCR2
 0x13010018

 SMCR3
 0x1301001C

 SMCR4
 0x13010020



Bits	Name	Description	RW								
31:28	Reserved	Writes to these bits have no effect and always read as 0.	R								
27:24	STRV	tatic Memory Recovery Time: Its value is the number of idle cycles									
		(0~15 cycles) inserted between bus cycles when switching from one bank									
		another bank or between a read access to a write access in the same									
		bank. Its initial value is 0xF (15 cycles).									
23:20	TAW	Access Wait Time: For normal memory, these bits specify the number of	RW								
		wait cycles to be inserted in read strobe time. For burst ROM, these bits									
		specify the number of wait cycles to be inserted in first data read strobe									
		time.									



		TAW3~() Wait cycle	Wait# Pin					
		0000	0 cycle	Ignored					
		0001	1 cycle	Enabled					
		0010	2 cycles	Enabled					
		0011	3 cycles	Enabled					
		0100	4 cycles	Enabled					
		0101	5 cycles	Enabled					
		0110	6 cycles	Enabled					
		0111	7 cycles	Enabled					
		1000	8 cycles	Enabled					
		1001	9 cycles	Enabled					
		1010	10 cycles	Enabled					
		1011	12 cycles	Enabled					
		1100	15 cycles	Enabled					
		1101	20 cycles	Enabled					
		1110	25 cycles	Enabled					
		1111	31 cycles	Enabled (Initial Value)					
19:16	TBP	Burst Pitch	Time: For bur	st ROM, these bits specify the number of wait	RW				
		cycles to be	inserted in sub	osequent access. For normal memory, these					
		bits specify t	he number of	wait cycles to be inserted in write strobe time.					
		TBP3~0	Wait cycle	Wait# Pin					
		0000	0 cycle	Ignored					
		0001	1 cycle	Enabled					
		0010	2 cycles	Enabled					
		0011	3 cycles	Enabled					
		0100	4 cycles	Enabled					
		0101	5 cycles	Enabled					
		0110	6 cycles	Enabled					
		0111	7 cycles	Enabled					
		1000	8 cycles	Enabled					
		1001	9 cycles	Enabled					
		1010	10 cycles	Enabled					
		1011	12 cycles	Enabled					
		1100	15 cycles	Enabled					
		1101	20 cycles	Enabled					
		1110	25 cycles	Enabled					
		1111	31 cycles	Enabled (Initial Value)					
15	Reserved	Writes to the	se bits have n	o effect and always read as 0.	R				
14:12	TAH	Address Hold Time: These bits specify the number of wait cycles to be							
		inserted from	negation of re	ead/write strobe to address.					
		TAH2~0	TAH2~0 Wait cycle						
		000	0 cycle						
		001	1 cycle						



	Ι	I		1
		010	2 cycles	
		011	3 cycles	
		100	4 cycles	
		101	5 cycles	
		110	6 cycles	
		111	7 cycles (Initial Value)	
11	Reserved	Writes to the	se bits have no effect and always read as 0.	R
10:8	TAS	Address Set	rup Time: These bits specify the number of wait cycles (0~7	RW
		cycles) to be	inserted from address to assertion of read/write strobe.	
		TAS2~0	Wait cycle	
		000	0 cycle	
		001	1 cycle	
		010	2 cycles	
		011	3 cycles	
		100	4 cycles	
		101	5 cycles	
		110	6 cycles	
		111	7 cycles (Initial Value)	
7:6	BW	Bus Width :	These bits specify the bus width. this filed is writeable and	RW
		are initialized	to 0 by a reset.	
		BW1~0	Bus Width	
		00	8 bits (Initial Value)	
		01	16 bits	
		10	32 bits	
		11	Reserved	
5:4	Reserved	Writes to the	se bits have no effect and always read as 0.	R
3	BCM	SRAM Byte	Control Mode (BCM): When SRAM is connected; this bit	RW
		specifies the	type of SRAM. This bit is only valid when SMT is set to 0.	
		ВСМ	Description	
		0	SRAM is set to normal mode (Initial Value)	
		1	SRAM is set to byte control mode	
2:1	BL	Burst Lengt	h (BL1, BL0): When Burst ROM is connected; these bits	
		specify the n	umber of burst in an access. These bits are only valid when	
		SMT is set to	1.	
		BL1~0	Burst Length	
		00	4 consecutive accesses. Can be used with 8-, 16-, or	
			32-bit bus width (Initial Value).	
		01	8 consecutive accesses. Can be used with 8-, 16-, or	
			32-bit bus width	
		10	16 consecutive accesses. Can only be used with 8- or	
			16-bit bus width. Do not specify for 32-bit bus width	
		11	32 consecutive accesses. Can only be used with 8-bit bus	
			width	
20				



0	SMT	Static Memo	ory Type (SMT): This bit specifies the type of static memory.	RW
		SMT	Description	
		0	Normal Memory (Initial Value)	
		1	Burst ROM	



3.4.1.2 Static Bank Address Configuration Register (SACR1~4)

SACR1~4 defines the physical address for static memory bank 1 to 4, respectively. Each register contains a base address and a mask. When the following equation is met:

(physical_address [31:24] & MASK_n) == BASE_n

The bank n is active. The *physical_address* is address output on internal system bus. Static bank regions must be programmed so that each bank occupies a unique area of the physical address space. Bank 0 base address must be 0 because it's system boot address. Programming overlapping bank regions will result in unpredictable error. These registers are initialized by a reset.

	SAC SAC	CR2	2																						0 x′	130	100		0x1	301 301 301	00	38
Bit	SAC			20	27	26	25	24	22	22	24	20	10	10	17	16	15	11	12	10	11	10	0	0	7	6	E	4	2	2	1	0
ы	31	30	29	20	21	20	25	24	23	22	21	20	19	10	17	10	15	14		BAS		10	9	0	1	0		MA		2		U
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																

Bits	Name		Description	RW						
31:16	Reserved	Writes to these bits have no	effect and read always as 0.	R						
15:8	BASE	Address Base: Defines the	Address Base: Defines the base address of Static Bank n (n = 1 to 4).							
		The initial values are:	The initial values are:							
		SACR1.BASE	0x18							
		SACR2.BASE	0x14							
		SACR3.BASE	0x0C							
		SACR4.BASE	0x08							
23:20	MASK	Address Mask: Defines the	mask of Static Bank n (n = 1 to 4).	RW						
		The initial values are:								
		SACR1.MASK	0xFC							
		SACR2.MASK	0xFC							
		SACR3.MASK	0xFC							
		SACR4.MASK	0xFC							



3.4.2 Example of Connection

Following figures shows examples of connection to 32-, 16- and 8-bit data width normal memory.




Figure 3-2 Example of 32-Bit Data Width SRAM Connection






Figure 3-3 Example of 16-Bit Data Width SRAM Connection




Figure 3-4 Example of 8-Bit Data Width SRAM Connection



3.4.3 Basic Interface

When SMT field in SMCRn (n = 1 to 4) is 0 and BCM field is 0, normal memory (non-burst ROM, Flash, normal SRAM or memory-like device) is connected to bank n. When bank n (n = 1 to 4) is accessed, CSn# is asserted as soon as address is output. In addition, the RD# signal, which can be used as OE#, and write control signals, WE0# to WE3#, are asserted.

The TAS field in SMCRn is the latency from CSn# to read/write strobe. The TAW3 field is the delay time of RD# in read access. TBP3~0 field is the delay time of WE# and WEn# in write access. In addition, any number of waits can be inserted by means of the external pin (WAIT#). The TAH field is the latency from RD# and WEn# negation to CSn# negation, also the hold time to address and write data.

All kinds of normal memories (non-burst ROM, normal SRAM and Flash) have the same read and write timing. There are some requirements for writes to flash memory. Flash memory space must be un-cacheable and un-buffered. Writes must be exactly the width of the populated Flash devices on the data bus (no byte writes to a 32-bit bus or word writes to a 16-bit bus, and so on). Software is responsible for partitioning commands and data, and writing them out to Flash in the appropriate sequence.

Glossary

Th - hold cycle

Tw - wait cycle

Ts - setup cycle

T1 – read inherent cycle or first write inherent cycle

T2 - last write inherent cycle

Tb - burst read inherent cycle



Following figures show the timing of normal memory. A no-wait read access is completed in one cycle and a no-wait write access is completed in two cycles. Therefore, there is no negation period in case of access at minimum pitch.




Figure 3-5 Basic Timing of Normal Memory Read





Figure 3-6 Basic Timing of Normal Memory Write



*In this example, SMCRn: SMT = 0, BCM = 0, TAS = 1, TAW = 1, TAH = 1

Figure 3-7 Normal Memory Read Timing With Wait (Software Wait Only)





Figure 3-8 Normal Memory Write Timing With Wait (Software Wait Only)





*In this example, SMCRn: SMT = 0, BCM = 0, TAS = 1, TAW = 1, TAH=1

Figure 3-9 Normal Memory Read Timing With Wait (Wait Cycle Insertion by WAIT# pin)



3.4.4 Byte Control

The byte control SRAM interface is a memory interface that outputs a byte select strobe WEn# in both read and write bus cycles. It has 16 bit data pins, and can be directly connected to SRAM which has an upper byte select strobe and lower byte select strobe function such as UB# and LB#.

In read/write access, RD#/WE# is used as read/write strobe signal and WEn# are used as byte select signals.

Following figure shows an example of byte control SRAM connection to processor.





Figure 3-10 Example of 32-Bit Data Width Byte Control SRAM Connection


Following figures show examples of Byte Control SRAM timing.



*In this example, SMCRn: SMT = 0, BCM = 1, TAS = 1, TAW = 1, TAH = 1

Figure 3-11 Byte Control SRAM Read Timing





*In this example, SMCRn: SMT = 0, BCM = 1, TAS = 1, TBP = 1, TAH = 1

Figure 3-12 Byte Control SRAM Write Timing



3.4.5 Burst ROM Interface

Setting SMT to 1 in SMCRn allows burst ROM to be connected to bank n (n = 1 to 4). The burst ROM interface provides high-speed access to ROM that has a nibble access function. Basically, access is performed in the same way as for normal memory, but when the first cycle ends, only the address is changed before the next access is executed. When 8-bit burst ROM is connected, the number of consecutive accesses can be set as 4, 8, 16, or 32 with bits BL1~0. When 16-bit ROM is connected, 4, 8, or 16 can be set in the same way. When 32-bit ROM is connected, 4 or 8 can be set.

For burst ROM read, TAW sets the delay time from read strobe to the first data, TBP sets the delay time from consecutive address to data. Burst ROM writes have the same timing as normal memory except TAW instead of TBP is used to set the delay time of write strobe.

WAIT# pin sampling is always performed when one or more wait states are set.

Following figures show the timing of burst ROM.




Figure 3-13 Burst ROM Read Timing (Software Wait Only)



3.5 NAND Flash Interface

NAND flash can be connected to static memory bank 4~ band 1. Both 8-bit and 16-bit NAND flashes are supported. Hardware ECC generator is implemented (including Hamming and RS codes correction). A mechanism for booting from NAND flash is also supported.


3.5.1 Register Description

Table 3-5 NAND Flash Interface Registers

Name	Description	RW	Reset Value	Address	Access Width
NFCSR	NAND flash control/status register	RW	0x00000000	0x13010050	32
NFECCR	NAND flash ECC control register	RW	0x00000000	0x13010100	32
NFECC	NAND flash ECC data register	R	Undefined	0x13010104	32
NFPAR0	NAND flash RS Parity 0 register	RW	0x00000000	0x13010108	32/16/8
NFPAR1	NAND flash RS Parity 1 register	RW	0x00000000	0x1301010C	32/16/8
NFPAR2	NAND flash RS Parity 2 register	RW	0x00000000	0x13010110	32/16/8
NFINTS	NAND flash Interrupt Status register	RW	0x00000000	0x13010114	32
NFINTE	NAND flash Interrupt Enable register	RW	0x00000000	0x13010118	32
NFERR0	NAND flash RS Error Report 0 register	R	0x00000000	0x1301011C	32/16
NFERR1	NAND flash RS Error Report 1 register	R	0x00000000	0x13010120	32/16
NFERR2	NAND flash RS Error Report 2 register	R	0x00000000	0x13010124	32/16
NFERR3	NAND flash RS Error Report 3 register	R	0x00000000	0x13010128	32/16

3.5.1.1 NAND Flash Control/Status Register (NFCSR)

NFCSR is a 32-bit read/write register that configure NAND flash. It is initialized by any reset.




Bits	Name	Description						
31:16	Reserved	Writes to these bits have no effect and read always as 0.	R					
1/3/5/	FCEn	NAND Flash FCE# Assertion Control: Controls the assertion of NAND	RW					
7	(n=1,2,3,	Flash FCEn#. When set, FCEn# is always asserted until this bit is						
	4)	cleared. When the NAND flash require FCEn# to be asserted during read						



		busy time, th	nis bit should be set.					
		FCE	Description					
		0	FCEn# is asserted as normal static chip enable(Initial					
			value)					
		1	FCEn# is always asserted					
0/2/4/	NFEn	NAND Flasi	AND Flash Enable: Specifies if NAND flash is connected to static bank R					
6	(n=1,2,3,	n. When sy	ystem is configured to boot from NAND flash, this bit is					
	4)	initialized to	1.					
		NFE	Description					
		0	Static bank n is not used as NAND flash.					
		1	Static bank n is used as NAND flash.					

3.5.1.2 NAND Flash ECC Control Register (NFECCR)

NFECCR is a 32-bit read/write register that is used to control ECC calculation. It is initialized by any reset.




Bits	Name		Description	RW						
31:5	Reserved	Writes to the	se bits have no effect and read always as 0.	R						
4	PRDY	PAR Ready:	It is used to indicate the parity data is ready in NFPAR0~2	W						
		register durir	gister during RS decoding. It is automatically cleared by hardware and							
		always read	ays read as 0.							
		PRDY	Description							
		0	Parity data is not available (Initial value)							
		1	Parity data is ready in NFPAR0~2 registers							
3	ENCE	RS Encodin	S Encoding/Decoding Select: It is used to define whether in encoding F							
		or in decodin	g phase when RS is used.							
		ENCE	Description							
		0	Decoding (Initial value)							
		1	Encoding							
2	RSE	Hamming ar	nd RS codes Select: It is used to select the correction	RW						
		algorithm bet	tween Hamming and RS codes.							
		RSE	Description							
		0	Hamming (Initial value)							
		1	Reed-Solomn (RS)							



1	ERST	NAND Flash	ECC Reset: It is used to reset ECC controller. This bit is	W					
		cleared autor	leared automatically by hardware and always read as 0.						
		ERST	Description						
		0	ECC controller is not reset(Initial value)						
		1	ECC controller is reset						
0	ECCE	NAND Flash	ECC Enable: ECC correction is enable/disable.	RW					
		ECCE	Description						
		0	ECC is disabled (initial value)						
		1	ECC is enabled						

3.5.1.3 NAND Flash ECC Data Register (NFECC)

NFECC is a 32-bit read only register that contains the result of ECC calculation. It is not initialized by any reset. When ERST of NFECCR is set, NFECC is initialized to 0.



Bits	Name	Description	RW
31:24	Reserved	Writes to these bits have no effect and read always as 0.	R
23:16	ECC2	Byte 2 of ECC.	R
15:8	ECC1	Byte 1 of ECC.	R
7:0	ECC0	Byte 0 of ECC.	R

3.5.1.4 NAND Flash Parity Register (NFPARn, n=0,1,2)

NFPAR0, NFPAR1 and NFPAR2 are all 32-bit read/write register that contains the encoding and decoding parity data during RS correction. It is initialized by any reset and ERST of NFECCR.

PARn (n=0~7), total 8 9-bit register together contains the parity data during RS correction. In encoding, they are written by hardware and software needs to read out and write into NAND flash spare space after NFINTS.ENCF bit is set to 1. In decoding, they are written by software. Software should first read out the 512B nand flash data and then 8 9-bit parity data and write the parity data into PARn registers.



	NFI	PAF	80																										0x	130)10 ⁻	108
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	, ,					PAR					PAF										PAR											
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	NFI	PAF	₹1																										0x	130	101	0C
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PAR1 F						Р	PAR2				PARS				33				PAR4(8~5 bits)			-5									
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	NFI	PAF	R2																										0×	:13(010 ⁻	110
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							d		PAR					0 (8	(8~1 bits)																
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

3.5.1.5 NAND Flash Interrupt Status Register (NFINTS)

NFINTS is a 32-bit read-only register that contains the interrupt flag and error count information during RS correction. It is initialized by any reset. Software write 0 to clear the corresponding bit except ERRC.

	NFINTS 0x1										c13 (3010114																				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ERRC												ſ	Rese	erve	d											PADF	DECF	ENCF	UNCOR	ERR
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bits	Name		Description	RW					
31:29	ERRC	ERR Count:	Count: It indicates the number of errors in the nand flash data block						
		and these bit	these bits are also reset by NFECCR.ERST bit.						
		ERRC	ERRC Description						
		0	No errors or uncorrection error occurs (Initial value)						
		1	One error in the nand flash data block						



		2	Two errors in the nand flash data block	
		3	Three errors	
		4	Four errors	
28:5	Reserved	Writes to the	se bits have no effect and read always as 0.	R
4	PADF	Padding Fin	ish: It indicates that hardware finish padding zero after	R
		reading the 5	512B nand flash data block during RS decoding.	
		PADF	Description	
		0	Padding not finish (Initial value)	
		1	Padding finish	
3	DECF	Decoding F	inish: It indicates that hardware finish RS decoding.	R
		PADF	Description	
		0	Decoding not Finish (Initial value)	
		1	Decoding Finish	
2	ENCF	Encoding F	inish: It indicates that hardware finish RS encoding.	R
		PADF	Description	
		0	Encoding not Finish (Initial value)	
		1	Encoding Finish	
1	UNCOR	Uncorrectio	n Error: It indicates that hardware finish RS encoding.	R
		UNCOR	Description	
		0	No uncorrectable error (Initial value)	
		1	Uncorrectable error occur	
0	ERR	Error: It indic	cates that hardware detects error data in the 512B nand flash	R
		data block di	uring RS decoding.	
		ERR	Description	
		0	No error (Initial value)	
		1	Error occur	

3.5.1.6 NAND Flash Interrupt Enable Register (NFINTE)

NFINTE is a 32-bit read/write register that is used to enable/disable nand flash interrupt during RS correction. It is initialized by any reset.




Bits	Name	Description	RW
31:5	Reserved	Writes to these bits have no effect and read always as 0.	R
4	PADFE	Padding Finish Interrupt Enable: It is used enable or disable padding	RW



		finish interrup	ot.	
		PADFE	Description	
		0	Disable Padding finish interrupt (Initial value)	
		1	Enable Padding finish interrupt	
3	Reserved	Writes to the	se bits have no effect and read always as 0.	R
2	EDCFE	Encoding/De	ecoding Finish Interrupt Enable: It is used to enable or	RW
		disable enco	ding and decoding finish interrupt.	
		EDCFE	Description	
		0	Disable Encoding/Decoding Finish Interrupt (Initial value)	
		1	Enable Encoding/Decoding Finish Interrupt	
1	UNCORE	Uncorrection	n Error Interrupt Enable: It is used to enable or disable	RW
		uncorrection	error interrupt.	
		UNCOR	E Description	
		0	Disable Uncorrectable Error interrupt (Initial value)	
		1	Enable Uncorrectable Error Interrupt	
0	ERRE	Error Interru	pt Enable: It is used to enable or disable error interrupt.	RW
		ERRE	Description	
		0	Disable Error interrupt (Initial value)	
		1	Enable Error interrupt	

3.5.1.7 NAND Flash Error Report Register (NFERRn, n=0,1,2,3)

NFERRn is 32-bit read/write register that contains the index and error value for each error symbol after RS decoding. It is initialized by any reset and ERST of NFECCR.



Bits	Name	Description	RW
31:25	Reserved	Writes to these bits have no effect and read always as 0.	R
24:16	INDEXn	Error Symbol Index: It is used to indicate the location of the error symbol in the 511 symbols. For example, INDEX=1, it means the first symbol has error bits.	R
15:9	Reserved	Writes to these bits have no effect and read always as 0.	R



8:0	MASKn	Error Symbol Value: It is used to indicate the error value of the indexed	R
		symbol. For example, INDEX=1, and MASK=3, it means the first two bits	
		of the first symbol are wrong, and software need to XOR MASK and the	
		indexed symbol to get the right data.	

3.5.2 NAND Flash Boot Loader

To support boot from NAND flash, 4KB on-chip Boot ROM is implemented. Following figure illustrates the structure of NAND Flash Boot Loader.




Figure 3-14 Structure of NAND Flash Boot Loader

When system is configured to boot from NAND flash, after reset, the program in Boot ROM is executed and the program will copy the first 4K bytes of NAND flash to internal memory for further initialization.

Generally, the boot code will copy more NAND flash content to SDRAM. Hardware ECC can be utilized to check the data validity. Then the main program will be executed on SDRAM.

When system is configured to boot from NAND flash, software may know the nand flash page size through BOOT_SEL[1:0] pin.



3.5.3 NAND Flash Operation

Set NFEn bit of NAND Flash Control/Status Register (NFCSR) will enable access to NAND flash. The partition of static bank n (n=1~4) is changed as following figure. Writes to any of address space will be translated to NAND flash address cycle. Writes to any of command space will be translated to NAND flash command cycle. Caution: don't read to address and command space, and these two partitions should be uncacheable. Reads and writes to any of data space will be translated to NAND flash data read/write cycle. DMA access to data space is supported to increase the speed of data read/write. The DMA access cannot exceed the page boundary (512 bytes or 2K bytes) of NAND flash.




Figure 3-15 Static Bank 2 Partition When NAND Flash is Used (an example)

The timing of NAND flash access is configured by SMCRn and is same as normal static memory timing, except that CSn# is controlled by NFCE bit NFCSR. CSn# is always asserted when NFCE is 1. When NFCE is 0, CSn# is asserted as normal static memory access.

The control signals for direction connection of NAND flash are CSn#, FRE#, FWE#, FRB#(GPIO), A16 and A15. Following figure shows the connection between processor and NAND Flash.






Figure 3-16 Example of 8-bit NAND Flash Connection

Hardware ECC generation for 8-/16-bit organization is implemented. There are two algorithm that could be used.

3.5.3.1 Hamming

When using Hamming algorithm, ECC parity code consists of 24 bits per 512 bytes (256 halfwords) and 22 bits per 256 bytes. Following table shows the ECC code assignment.

Table 3-6 512-Byte ECC Parity Code Assignment Table For 8-bit NAND Flash

	Data7	Data6	Data5	Data4	Data3	Data2	Data1	Data0
ECC0	P64	P64'	P32	P32'	P16	P16'	P8	P8'
ECC1	P1024	P1024'	P512	P512'	P256	P256'	P128	P128'
ECC2	P4	P4'	P2	P2'	P1	P1'	P2048	P2048'

24-bit ECC parity code = 18-bit line parity + 6-bit column parity.

Table 3-7 256-Byte ECC Parity Code Assignment Table For 8-bit NAND Flash

	Data7	Data6	Data5	Data4	Data3	Data2	Data1	Data0
ECC0	P64	P64'	P32	P32'	P16	P16'	P8	P8'
ECC1	P1024	P1024'	P512	P512'	P256	P256'	P128	P128'
ECC2	P4	P4'	P2	P2'	P1	P1'	Χ	Χ

22-bit ECC parity code = 16-bit line parity + 6-bit column parity.



Table 3-8 256-Halfword ECC Parity Code Assignment Table For 16-bit NAND Flash

	Data7	Data6	Data5	Data4	Data3	Data2	Data1	Data0
ECC0	P128	P128'	P64	P64'	P32	P32'	P16	P16'
ECC1	P2048	P2048'	P1024	P1024'	P512	P512'	P256	P256'
ECC2	P8	P8'	P4	P4'	P2	P2'	P1	P1'

24-bit ECC parity code = 16-bit line parity + 8-bit column parity.

3.5.3.2 Reed-Solomn

RS controller uses RS(511, 503) codes. The total codes have 511 symbols, each symbol is 9-bit. The message has 503 9-bit symbols. So 512B nand flash data will be split into 9-bit symbols and it is 455 1/9 symbols, and then hardware will padding 47 8/9 zero symbol to build the 503 symbol message. During encoding, after padding zero, hardware will generate 8 9-bit parity symbol, software should read out the parity and write into nand flash spare space. During decoding, after reading out the 512B data and padding zero, hardware will using the parity data in NFPAR0~2 written by software to generate error information in NFERR0~3. Software should first read out the 512B nand flash data and then the parity data and write the parity data into NFPAR0~2.

NAND Flash Initialize Sequence:

- 1 Configure SMCRn (n=1,2,3,4) according to the NAND flash AC characteristics.
- 2 Set NFEn bit of NFCSR to 1.

NAND Flash Program Sequence:

- 1 Set NFCEn bit of NFCSR to 1 to assert CSn# continuously.
- 2 Write 0x80 to command space to issue Page Program command.
- Write 2 or 3 bytes of address to address space.
- 4 Enable and reset the ECC generator by setting ECCE and ERST bits of NFECCR.
- 5 Select Haming or RS algorithm by setting NFECCR.RSE, 0: Hamming, 1: RS.
- 6 If using RS algorithm, set NFECCR.ENCE to 1.
- 7 Write 256 or 512 bytes data to data space using Hamming, write 512B data using RS.
- 8 When using Hamming, clear ECCE bit of NFECCR to disable ECC generator and read out the ECC parity code from NFECC register, write 16-byte redundant data.
- 9 When using RS, poll NFINTS.ENCF bit or wait for ENCF interrupt, and read out parity data from NFPAR0~2 register and write them into nand flash spare space.
- 10 Write 0x10 to command space to issue Page Program command.
- 11 Clear NFCEn bit of NFCSR to deassert CSn#.
- 12 Check RB bit of NFCSR to wait the program complete.

NAND Flash Read Sequence:

- 1 Set NFCEn bit of NFCSR to 1 to assert CSn# continuously.
- 2 Write 0x00 to command space to issue Read command.
- 3 Write 2 or 3 bytes of address-to-address space.



- 4 Enable and reset the ECC generator by setting ECCE and ERST bits of NFECCR.
- 5 Select Haming or RS algorithm by setting NFECCR.RSE, 0: Hamming, 1: RS.
- 6 Check RB# pin (GPIO) to wait for NAND flash is not busy.
- 7 When using Hamming, Read 256 or 512 bytes from NAND flash (DMA can be used), clear ECCE bit of NFECCR to disable ECC generator and Read 16-byte redundant data from NAND flash, then read out the ECC parity code from NFECC register, compare these two parity codes and correct the error bit or run the error routine.
- 8 When using RS, Read 512 bytes data and 9 bytes parity data from NAND flash (DMA can be used), poll NFINTS.DECF bit or wait for decoding finish interrupt, and then analyze error status in NFINTS register, if there is any error, read NFERR0~3 registers, find the error byte according to NFERRn.INDEXn and XOR NFERRn.MASKn with the indexed bytes to get the correct data.
- 9 If continuous pages are needed to be read, repeat steps from 5 to 9.
- 10 Clear NFCEn bit of NFCSR to deassert CSn#.

ECC Generation Sequence for large page:

In large page (2KBX8/1KHWX16 org.), 24-bit ECC code is generated for every 512 bytes or 256 halfwords data. Software gets ECC codes as following steps:

- 1 Set ERST bit of NFECCR to reset ECC generator.
- 2 Read/write 512 bytes / 256 halfwords data.
- 3 Read out 24-bit ECC code from NFECC register.
- 4 Repeat step 1 to 3 until whole page is completed.
- 5 Write spare area according to above ECC codes.



3.6 SDRAM Interface

The SDRAM controller provides a glueless interface to industry standard SDRAM chip. The SDRAM controller provides one chip selects DCS# supporting 16-bit or 32-bit wide SDRAM.

Both 2-bank and 4-bank SDRAM modules are supported. The bank select signals are always output from the A13 pin and A14 pin of processor.

The SDRAM interface includes the following signals:

- One chip selects, DCS#
- Four byte mask signals, DQM3~0#
- 15 multiplexed bank/row/column address signals, A14-A0
- One write enable, RD/WR#
- One column-address strobe CAS#
- One row-address strobe RAS#
- One clock enable CKE
- One clock CKO

The processor performs auto-refresh (CBR) during normal operation and supports self-refreshing SDRAM during sleep, hibernate, and frequency-change modes. An SDRAM power-down mode bit (DMCR[PDM]]) can be set so that the CKO and the clock-enable signal CKE to SDRAM are automatically deasserted whenever none of the corresponding banks is being accessed.



3.6.1 Register Description


Table 3-9 SDRAM Registers

Name	Description	RW	Reset Value	Address	Access Width
DMCR	DRAM control register	RW	0x0000 0000	0x13010080	32
RTCSR	Refresh time control/status register	RW	0x0000	0x13010084	16
RTCNT	Refresh timer counter	RW	0x0000	0x13010088	16
RTCOR	Refresh time constant register	RW	0x0000	0x1301008C	16
DMAR	SDRAM bank address configuration register	RW	0x000020F8	0x13010090	32
SDMR	Mode register of SDRAM bank	W		0x1301A000	8

3.6.1.1 SDRAM Control Register (DMCR)

DMCR is a 32-bit read/write register that specifies the timing, address multiplexing and refresh control of SDRAM. This enables direct connection of SDRAM without external circuits.

The DMCR is initialized to 0x00000000 by any resets. SDRAM bank should not be accessed until initialization is completed.



Bits	Name		Description	RW		
31	BW	Specifies th	e data bus width of SDRAM.	RW		
		BW	Description			
		0	Data width is 32 bits (Initial value)			
		1	Data width is 16 bits			
30:29	Reserved	Writes to the	Writes to these bits have no effect and always read as 0.			
28:26	CA	Column Ad	Column Address Width: Specify the column address width of connected			
		SDRAM chi	p.			
		CA	Description			
		000	8 bits column address			
		001	9 bits column address			
		010	10 bits column address			
		011	11 bits column address			



		100	12 bits column address	
		101	Reserved	
		110	Reserved	
		111	Reserved	
25	RMODE	Refresh Mod		RW
25	KIVIODE			KVV
			Description Auto-refresh	
		0		
0.4	DEOLI	1	Self-refresh	DIA
24	RFSH	Refresh Con		RW
		RFSH	Description	
		0	No refresh is performed (Initial value)	
		1	Refresh is performed	
23	MRSET	_	ter Set: Set when a SDRAM mode register setting is used.	RW
			is 0 and SDRAM mode register is written, a Pre-charge all	
			and (PALL) is performed. When this bit is 1 and SDRAM	
		mode registe	er is written, a Mode Register Set command (MRS) is	
		performed.		
		MRSET	Description	
		0	All-bank pre-charge (Initial value)	
		1	Mode register setting	
22	Reserved	Writes to thes	se bits have no effect and always read as 0.	R
21:20	RA	Row Address	s Width: Specify the row address width of connected	RW
		SDRAM.		
		RA	Description	
		00	11-bit row address (Initial value)	
		01	12-bit row address	
		10	13-bit row address	
		11	Reserved	
19	ВА	Bank Addres	ss Width: Specify the number of bank select signals for one	RW
		chip select.		
		ВА	Description	
		0	1-bit bank address is used (2 banks each chip select)	
			(Initial value)	
		1	2-bit bank address is used (4 banks each chip select)	
18	PDM	Power Down	Mode: Set power-down mode. When power-down mode is	RW
		set, SDRAM	will be driven to power-down mode when it is not accessing	
		and refreshin	g. Clock supply to SDRAM will be stopped also.	
		PDM	Description	
		0	Non-power-down mode (Initial value)	
		1	Power-down mode	
17	EPIN	CKE Pin Co	ntrol: Controls the level of CKE pin. Clearing this bit by	RW
			,	İ
17	LIN		ses a power-down command (if CKOEN of CPM is 1).	IXVV



		power-down-	exit are prohibited. Setting this bit by software causes a	
		-	exit command. Setting EPIN is a part of initializes procedure	
		for SDRAM.	oxit communa. Cotting In in ic a part of initialized procedure	
		EPIN	Description	
		0	CKE pin is deserted (Initial value)	
		1	CKE pin is asserted	
16	Reserved	•	se bits have no effect and always read as 0.	R
15:13	TRAS		on Time: When synchronous DRAM is connected, these	RW
			ninimum CKE negation time after self-refresh command is	
		issued.	ů	
		TRAS	Description	
		000	4 (Initial value)	
		001	5	
		010	6	
		011	7	
		100	8	
		101	9	
		110	10	
		111	11	
12:11	RCD		elay: Set the SDRAM bank active-read/write command	RW
		delay time.	,	
		RCD	Description	
		00	1(Initial value)	
		01	2	
		10	3	
		11	4	
10:8	TPC	RAS Precha	rge Time: Specify the minimum number of cycles until the	RW
			tive command is output after precharging.	
		TPC	Description	
		000	1 cycle (Initial value)	
		001	2 cycles	
		010	3 cycles	
		011	4 cycles	
		100	5 cycles	
		101	6 cycles	
		110	7 cycles	
		111	8 cycles	
7	Reserved	Writes to the	se bits have no effect and always read as 0.	R
6:5	TRWL	Write Prech	arge Time: Set the SDRAM write precharge delay time. In	RW
		auto-prechar	ge mode, they specify the time until the next bank active	
		command is	issued after a write cycle. After a write cycle, the next active	
		command is	not issued for a period of TRWL + TPC.	
		TRWL	Description	




	_			
		00	1 cycle (Initial value)	
		01	2 cycles	
		10	3 cycles	
		11	4 cycles	
4:2	TRC	RAS Cycle Ti	me: For SDRAM, no bank active command is issued	RW
		during the per	iod TRC after an auto-refresh command. In self-refresh,	
		these bits also	specify the delay cycles to be inserted after CKE	
		assertion.		
		TRC	Description	
		000	1 cycle (Initial value)	
		001	3 cycle	
		010	5 cycle	
		011	7 cycle	
		100	9 cycle	
		101	11 cycle	
		110	13 cycle	
		111	15 cycle	
1:0	TCL	CAS Latency	: Specify the delay from read command to data becomes	RW
		available at th	e outputs.	
		TCL	Description	
		00	Inhibit (Initial value)	
		01	2 cycles	
		10	3 cycles	
		11	Inhibit	



3.6.1.2 SDRAM Mode Register (SDMR)

SDMR is written to via the SDRAM address bus and is a 10-bit write-only register. It sets SDRAM mode for SDRAM bank. SDMR is undefined after a reset.

Write to the SDRAM mode register use the address bus rather than the data bus. If the value to be set is X and the SDMR address is Y, the value X is written in the SDRAM mode register by writing in address X + Y. Here Y is 0xA000, X is value for SDRAM configuration. For example Y is 0x022, random data is writer to the address offset 0xA022, as a result, 0x022 is written to the SDMR register. The range for value X is 0x000 to 0x3FF.



The Mode Register is used to define the specific mode of operation of the SDRAM. This definition includes the section of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in following figure.







Figure 3-17 Synchronous DRAM Mode Register Configuration



3.6.1.3 Refresh Timer Control/Status Register (RTCSR)

RTCSR is a 16-bit readable/writable register that specifies the refresh cycle and the status of RTCNT.

RTCSR is initialized to 0x0000 by a reset.




Bits	Name		Description	RW					
15:8	Reserved	These bits alwa	ays read 0. Data written to these bits are ignored.	R					
7	CMF	Compare-Mato	th Flag (CMF): Status flag that indicates a match between						
		the refresh time	er counter (RTCNT) and refresh time constant register						
		(RTCOR) value	es. Writes to 1 of this bit have no effect.						
		CMF	Description						
		0	RTCNT and RTCOR values do not match (Initial value)						
			Clear condition: When 0 is written						
		1	RTCNT and RTCOR values match						
			Set condition: When RTCNT = RTCOR						
2:0	CKS	Refresh Clock	Refresh Clock Select Bits: These bits select the clock input to RTCNT.						
		The source clos	ck is the external bus clock (CKO). The RTCNT count						
		clock is CKO di	vided by the specified ratio.						
		CKS	Description						
		000	Disable clock input (Initial value)						
		001	Bus lock CKO/4						
		010	CKO/16						
		011	CKO/64						
		100	CKO/256						
		101	CKO/1024						
		110	CKO/2048						
		111	CKO/4096						




3.6.1.4 Refresh Timer Counter (RTCNT)

RTCNT is a 16-bit read/write register. RTCNT is a 16-bit counter that counts up with input clocks. The clock select bits (CKS2–CKS0) of RTCSR select the input clock. When the refresh bit (RFSH) of the memory control register (DMCR) is set to 1 and the refresh mode is set to auto-refresh, a memory refresh cycle starts when RTCNT matches RTCOR. RTCNT is initialized to 0x0000 by a reset.



3.6.2 Refresh Time Constant Register (RTCOR)

RTCOR is a 16-bit read/write register. The values of RTCOR and RTCNT (bottom 8 bits) are constantly compared. When the refresh bit (RFSH) of the memory control register (DMCR) is set to 1 and the refresh mode bit (RMODE) is set to auto-refresh, a memory refresh cycle starts when RTCNT matches RTCOR. RTCOR is initialized to 0x0000 by a reset.





3.6.2.1 DRAM Bank Address Configuration Register (DMAR)

DMAR define the physical address for SDRAM bank, respectively. Each register contains a base address and a mask. When the following equation is met:

The bank n is active. The *physical_address* is address output on internal system bus. DRAM bank regions must be programmed so that each bank occupies a unique area of the physical address space. Programming overlapping bank regions will result in unpredictable error.

These registers are initialized by a reset.

	DMAR								0x13010090																							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																				ВА	SE							MA	SK			
DOT																																

RST

Bits	Name	Description	RW
31:16	Reserved	Writes to these bits have no effect and read always as 0.	R
15:8	BASE	Address Base: Defines the base address of SDRAM Bank. The initial	RW
		values are:	
		DMAR.BASE 0x20	
23:20	MASK	Address Mask: Defines the mask of SDRAM Bank.	RW
		The initial values are:	
		DMAR.MASK 0xF8	



3.6.3 Example of Connection

Following figure shows an example of connection of 512K x 16-bit x 2-bank SDRAM.




Figure 3-18 Example of Synchronous DRAM Chip Connection (1)



Following figure shows an example of connection of 1M x 16-bit x 4-bank synchronous DRAM.




Figure 3-19 Example of Synchronous DRAM Chip Connection (2)



3.6.4 Address Multiplexing

SDRAM can be connected without external multiplexing circuitry in accordance the address multiplex specification bits CA2~0, RA1~0 and BA in DMCR. Table 3-10 shows the relationship between the address multiplex specification bits and the bits output at the address pins.

A14-0 is used as SDRAM address. The original values are always output at these pins.



Table 3-10 SDRAM Address Multiplexing (32-bit data width) *4

CA2~0	RA1~0* ²	Output Timing	A0-A9, A10, A11, A12	A1 3	A14	NOTE
8 bits	11 bits	Column	A2-A11, L/H* ¹ , A12, A13	A21	A22	*3, *4
		Row	A10-A22			
	12 bits	Column	A2-A11, L/H* ¹ , A12, A13	A22	A23	*3, *4
		Row	A10-A22			
	13 bits	Column	A2-A11, L/H* ¹ , A12, A13	A23	A24	*3, *4
		Row	A10-A22			
9 bits	11 bits	Column	A2-A11, L/H* ¹ , A12, A13	A22	A23	*3, *4
		Row	A11-A23			
	12 bits	Column	A2-A11, L/H* ¹ , A12, A13	A23	A24	*3, *4
		Row	A11-A23			
	13 bits	Column	A2-A11, L/H* ¹ , A12, A13	A24	A25	*3, *4
		Row	A11-A23			
10 bits	11 bits	Column	A2-A11, L/H* ¹ , A12, A13	A23	A24	*3, *4
		Row	A12-A24			
	12 bits	Column	A2-A11, L/H* ¹ , A12, A13	A24	A25	*3, *4
		Row	A12-A24			
	13 bits	Column	A2-A11, L/H* ¹ , A12, A13	A25	A26	*3, *4
		Row	A12-A24			
11 bits	11 bits	Column	A2-A11, L/H* ¹ , A12, A13	A24	A25	*3, *4
		Row	A13-A25,			
	12 bits	Column	A2-A11, L/H* ¹ , A12, A13	A25	A26	*3, *4
		Row	A13-A25,			
	13 bits	Column	A2-A11, L/H* ¹ , A12-A17	A26	A27	*3, *4
		Row	A13-A25,			
12 bits	11 bits	Column	A2-A11, L/H* ¹ , A12, A13	A25	A26	*3, *4
		Row	A14-A26			
	12 bits	Column	A2-A11, L/H* ¹ , A12, A13	A26	A27	*3, *4
		Row	A14-A26			
	13 bits	Column	A2-A11, L/H* ¹ , A12, A13	A27	A28	*3, *4
		Row	A14-A26			

NOTES:

- 1 *1: L/H is a bit used in the command specification; it is fixed at L or H according to the Access mode.
- *2: Bank address specification.
- *3: If one bank select signal is used (BA = 0), take A13 as bank select signal. If two bank select signals are used (BA = 1), take A13 and A14 as bank select signals.
- \star4 : The A0 to A14 in table head are output pins. The A2 to A28 in table body are physical



address.

Table 3-11 SDRAM Address Multiplexing (16-bit data width) *4

CA2~0	RA1~0*2	Output Timing	A0-A9, A10, A11, A12	A13	A14	NOTE
8 bits	11 bits	Column	A2-A11, L/H* ¹ , A12, A13	A21	A22	*3, *4
		Row	A10-A22			
	12 bits	Column	A2-A11, L/H* ¹ , A12, A13	A22	A23	*3, *4
		Row	A10-A22			
	13 bits	Column	A2-A11, L/H* ¹ , A12, A13	A23	A24	*3, *4
		Row	A10-A22			
9 bits	11 bits	Column	A2-A11, L/H* ¹ , A12, A13	A22	A23	*3, *4
		Row	A11-A23			
	12 bits	Column	A2-A11, L/H* ¹ , A12, A13	A23	A24	*3, *4
		Row	A11-A23			
	13 bits	Column	A2-A11, L/H* ¹ , A12, A13	A24	A25	*3, *4
		Row	A11-A23			
10 bits	11 bits	Column	A2-A11, L/H* ¹ , A12, A13	A23	A24	*3, *4
		Row	A12-A24			
	12 bits	Column	A2-A11, L/H* ¹ , A12, A13	A24	A25	*3, *4
		Row	A12-A24			
	13 bits	Column	A2-A11, L/H* ¹ , A12, A13	A25	A26	*3, *4
		Row	A12-A24			
11 bits	11 bits	Column	A2-A11, L/H* ¹ , A12, A13	A24	A25	*3, *4
		Row	A13-A25,			
	12 bits	Column	A2-A11, L/H* ¹ , A12, A13	A25	A26	*3, *4
		Row	A13-A25,			
	13 bits	Column	A2-A11, L/H* ¹ , A12-A17	A26	A27	*3, *4
		Row	A13-A25,			
12 bits	11 bits	Column	A2-A11, L/H* ¹ , A12, A13	A25	A26	*3, *4
		Row	A14-A26			
	12 bits	Column	A2-A11, L/H* ¹ , A12, A13	A26	A27	*3, *4
		Row	A14-A26			
	13 bits	Column	A2-A11, L/H* ¹ , A12, A13	A27	A28	*3, *4
		Row	A14-A26			

NOTES:

- 1 *1: L/H is a bit used in the command specification; it is fixed at L or H according to the Access mode.
- 2 *2: Bank address specification.
- 3^{*3} : If one bank select signal is used (BA = 0), take A13 as bank select signal. If two bank select



- signals are used (BA = 1), take A13 and A14 as bank select signals.
- 4 *4: The A0 to A14 in table head are output pins. The A2 to A28 in table body are physical address.

3.6.5 SDRAM Command

Commands for SDRAM are specified by RAS#, CAS#, RD/WR and special address signals. The processor accesses SDRAM by using the following subset of standard interface commands.

- Mode Register Set (MRS)
- Bank Activate (ACTV)
- Read (READ)
- Write (WRIT)
- Burst Terminate
- Precharge All Banks (PALL)
- Auto-Refresh (CBR)
- Enter Self-Refresh (SLFRSH)
- No Operation (NOP)

Table 3-12 SDRAM Command Encoding (NOTES: 1)

Command	Processor Pins									
	CS#	RAS#	CAS#	RD/WR#	DQM	A14-11, A9-0	A10	NOTE		
INHIBIT	Н	Х	Х	Х	Х	Х	Х			
NOP	L	Н	Н	Н	Х	Х	Х			
MRS	L	L	L	L	Х	Op-Code				
ACTV	L	L	Н	Н	Х	Bank, Row	Х	2		
READ	L	Н	L	Н	L/H	Bank, Col	L	3		
WRIT	L	Н	L	L	L/H	Bank, Col	L	3		
Burst	L	Н	Н	L	Х	Х	Х			
Terminate										
PRE	L	L	Н	L	X	Bank	L			
PALL	L	L	Н	L	Х	Х	Н			
CBR/SLFRSH	L	L	L	Н	X	Х	Х	4		

NOTES:

- 1 CKE is HIGH for all commands shown except SLFRSH.
- 2 A0-A12 provides row address, and A13-A14 determines which bank is active.
- 3 A0-A9 provides column address, and A13-A14 determines which bank is being read from or written to.
- 4 This command is CBR if CKE is HIGH, SLFRSH if CKE is LOW.



3.6.6 SDRAM Timing

The SDRAM bank function is used to support high-speed accesses to the same row address. As SDRAM is internally divided into two or four banks, it is possible to activate one row address in each bank.

When a de-active bank is accessed, an access is performed by issuing an ACTV command following by READ or WRIT command.

When an active bank is accessed and just hit the open row, an access is performed by issuing READ or WRIT command immediately without issuing an ACTV command.

When an active bank is accessed but hit a closed row, a PRE command is first issued to precharge the bank, then the access is performed by issuing an ACTV command followed by a READ or WRIT command.

There is a limit on Tras, the time for placing each bank in the active state. If there is no guarantee that there will not be a cache hit and another row address will be accessed within the period in which this value is maintained by program execution, it is necessary to set auto-refresh and set the refresh cycle to no more than the maximum value of Tras. In this way, it is possible to observe the restrictions on the maximum active state time for each bank. If auto-refresh is not used, measures must be taken in the program to ensure that the banks do not remain active for longer than the prescribed time.

Glossary

Tr - row active cycle

Trw - row active wait cycle

Trwl – write latency cycle

Tpc – precharge cycle

TRr - refresh command cycle

Trc - RAS cycle

Trs1 - self refresh cycle 1

Trs2-self refresh cycle 2

Trs3 – self refresh cycle 3

Trsw - self refresh wait cycle

Tc1 - command cycle 1

Tc2 - command cycle 2

Tc3 - command cycle 3

Tc4 - command cycle 4

Tc5 - command cycle 5

Tc6 - command cycle 6

Tc7 – command cycle 7

Tc8 - command cycle 8

Td1 - data cycle 1

Td2 – data cycle 2



Td3 - data cycle 3

Td4 - data cycle 4

Td5 - data cycle 5

Td6 - data cycle 6

Td7 - data cycle 7

Td8 - data cycle 8

TRp1 – precharge-all cycle 1

TRp2 – precharge-all cycle 2

TRp3 – precharge-all cycle 3

TRp4 – precharge-all cycle 4

TMw1 – mode register set cycle 1

TMw2 – mode register set cycle 2

TMw3 – mode register set cycle 3

TMw4 - mode register set cycle 4



Following figures show the timing of 4-beat burst access, 8-beat burst access and single access.





Figure 3-20 Synchronous DRAM 4-beat Burst Read Timing (Different Row)






*DMCR: RCD = 1, TCL = 1, TPC = 2


Figure 3-21 Synchronous DRAM 4-beat Burst Read Timing (Same Row)





*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1


Figure 3-22 Synchronous DRAM 4-beat Burst Write Timing (Different Row)



*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-23 Synchronous DRAM 4-beat Burst Write Timing (Same Row)






*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-24 Synchronous DRAM 8-beat Burst Read Timing (Different Row)






*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-25 Synchronous DRAM 8-beat Burst Read Timing (Same Row)






*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-26 Synchronous DRAM 8-beat Burst Write Timing (Same Row)






*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-27 Synchronous DRAM 8-beat Burst Write Timing (Different Row)






*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-28 Synchronous DRAM Single Read Timing (Different Row)






*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-29 Synchronous DRAM Single Read Timing (Same Row)






*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-30 Synchronous DRAM Single Write Timing (Different Row)





*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-31 Synchronous DRAM Single Write Timing (Same Row)



3.6.7 Power-Down Mode

The SDRAM power-down mode is supported to minimize the power consumption. CKE going to low level when SDRAM is idle/active state will drive SDRAM to precharge/active power-down mode. The clock supplies to SDRAM may be stopped also when CKE keep in low level more than two cycles. When a new access start or a refresh request, CKE is driven to high level and clock supplies is re-enabled. In power-down mode, clock of the accessed SDRAM bank pair is supplied. Clock of the other pair is stopped.

Following figures shows the timing of power-down mode and clock stopping.




Figure 3-32 SDRAM Power-Down Mode Timing (CKO Stopped)

Following figure shows the power-down mode timing that CKE low level less than two cycles and clock is not stopped.




Figure 3-33 SDRAM Power-Down Mode Timing (Clock Supplied)



3.6.8 Refreshing

EMC provide a function for controlling the refresh of synchronous DRAM, Auto-refresh can be performed by clearing the RMODE bit to 0 and setting the RFSH bit to 1 in DMCR. If SDRAM is not accessed for a long period, self-refresh mode can be activated by set both the RMODE bit and the RFSH bit to 1.

3.6.8.1 AUTO-Refresh

Refreshing is performed at intervals determined by the input clock selected by bits CKS2-0 in RTCSR, and the value set in RTCOR. The value of bits CKS2-0 in RTCSR should be set so as to satisfy the refresh interval stipulation for the synchronous DRAM used. First make the settings for RTCOR, RTCNT, and the RMODE and RFSH bits in MCR, and then make the CKS2-CKS0 setting. When the clock is selected by CKS2-CKS0, RTCNT starts counting up from the value at that time. The RTCNT value is constantly compared with the RTCOR value, and if the two values are the same, a refresh request is generated and an auto-refresh is performed. At the same time, RTCNT is cleared to zero and the count-up is restarted. Figure 3-34 shows the auto-refresh cycle operation.

First, a REF command is issued in the TRr cycle. After the TRr cycle, new command output cannot be performed for the duration of the number of cycles specified by the TRC bits in DMCR. The TRC bits must be set so as to satisfy the synchronous DRAM refresh cycle time stipulation (active/active command delay time). Following figure shows the auto-refresh timing when TRC is set to 2.

Auto-refresh is performed in normal operation and sleep mode.




Figure 3-34 Synchronous DRAM Auto-Refresh Operation

A PALL command is issues firstly to precharge all banks. Then a REF command is issued in the TRr



cycle.




Figure 3-35 Synchronous DRAM Auto-Refresh Timing



3.6.8.2 SELF-Refresh

Self-refresh mode is a kind of sleep mode in which the refresh timing and refresh addresses are generated within the SDRAM. Self-refreshing is activated by setting both the RMODE bit and the RFSH bit to 1. The self-refresh state is maintained while the CKE signal is low. SDRAM cannot be accessed while in the self-refresh state. Self-refresh mode is cleared by clearing the RMODE bit to 0. After self-refresh mode has been cleared, command issuance is disabled for the number of cycles specified by the TRC bits in DMCR. Trsw cycles are inserted to meet the minimum CKE negation time specified by the TRAS bits in DMCR. Self-refresh timing is shown in following figure. Settings must be made so that self-refresh clearing and data retention are performed correctly, and auto-refresh is performed at the correct intervals. When self-refreshing is activated from the state in which auto-refreshing is set, or when exiting sleep mode other than through a reset, auto-refreshing is restarted if RFSH is set to 1 and RMODE is cleared to 0 when self-refresh mode is cleared. If the transition from clearing of self-refresh mode to the start of auto-refresh takes time, this time should be taken into consideration when setting the initial value of RTCNT. Making the RTCNT value 1 less than the RTCOR value will enable refreshing to be started immediately. After self-refreshing has been set, the self-refresh state continues even if the chip standby state is entered using the processor's sleep function, and is maintained even after recovery from sleep mode other than through a reset. In the case of a reset, the bus state controller's registers are initialized, and therefore the self-refresh state is cleared.

Self-refreshing is performed in normal operation, in idle mode and in sleep mode. In sleep mode, if RFSH bit in DMCR is 1, self-refresh is always performed in spite of RMODE field in DMCR until sleep mode is canceled.

Relationship between Refresh Requests and Bus Cycle Requests:

If a refresh request is generated during execution of a bus cycle, execution of the refresh is deferred until the bus cycle is completed. If a match between RTCNT and RTCOR occurs while a refresh is waiting to be executed, so that a new Refresh request is generated, the previous refresh request is eliminated. In order for refreshing to be performed normally, care must be taken to ensure that no bus cycle is longer than the refresh interval.



A PALL command is issued firstly to precharge all banks.




Figure 3-36 Synchronous DRAM Self-Refresh Timing



3.6.9 Initialize Sequence

In order to use SDRAM, mode setting must first be performed after powering on. To perform SDRAM initialization correctly, the EMC registers must first be set, followed by a write to the SDRAM mode register.

In SDRAM mode register setting, the address signal value at that time is latched by MRS command. If the value to be set is X, the bus state controller provides for value X to be written to the synchronous DRAM mode register by performing a write to address offset 0xA000 + X for bank 0. In this operation the data is ignored, but the mode write is performed as a byte-size access. To set burst read/write, CAS latency 2 to 3, wrap type = sequential, and burst length 4 supported by the processor, arbitrary data is written in a byte-size access to the following addresses.

Table 3-13 SDRAM Mode Register Setting Address Example (32-bit)

	Bank 0			
CAS latency 2	A022	B088	C088	D088
CAS latency 3	A032	B0C8	C0C8	D0C8

Table 3-14 SDRAM Mode Register Setting Address Example (16-bit)

	Bank 0			
CAS latency 2	A011	B044	C044	D044
CAS latency 3	A019	B064	C064	D064

The value set in DMCR.MRSET is used to select whether a Pre-charge All Banks command (PALL) or a Mode Register Set command (MRS) is issued. The timing for the Pre-charge All Banks command is shown in Figure 3-37, and the timing for the Mode Register Set command in Figure 3-38.

Before mode register setting, a 200 μ s idle time (depending on the memory manufacturer) must be guaranteed after powering on requested by the synchronous DRAM. If the reset signal pulse width is greater than this idle time, there is no problem in performing initialize sequence immediately.

First, a pre-CHARGE all bank (PALL) command must be issued by performing a write to address offset 0xA000 + X for bank 0, while DMCR.MRSET = 0.

Next the NUMBER of dummy auto-refresh cycles specified by the manufacturer (usually 8) or more must be executed. This is usually achieved automatically while various kinds of initialization are being performed after auto-refresh setting, but a way of carrying this out more dependably is to set a short refresh request generation interval just while these dummy cycles are being executed. With simple read or write access, the address counter in the synchronous DRAM used for auto-refreshing is not initialized, and so the cycle must always be an auto-refresh cycle.



After auto-REFRESH has been executed at least the prescribed number of times, a Mode Register Set command (MRS) is issued in the TMw1 cycle by setting DMCR.MRSET to 1 and performing a write to address offset 0xA000 + X.

An example of SDRAM operation flow is as the following:

1 Disable Bus release.

Write 0x00000000 to BCR.

2 Initialize RTCOR and RTCNT for auto-refresh cycle.

Before configure SDRAM SDMR, SDRAM needs to execute auto-refresh, the number of times depends on the type of SDRAM. It's better to set a short refresh request generation interval here. For example, set RTCOR to 0x0000000F, and set RTCNT 0x00000000.

3 Initialize DMCR for Precharge all bank and auto-refresh.

When DMCR.RMODE=0 and DMCR.RFSH=1, enter auto-refresh mode;

When DMCR.MRSET=0, write SDMR will generate Precharge all bank cycle.

DMCR.TPC must be defined for precharge.

4 Disable refresh counter clock.

Write 0x00000000 to RTCSR.

5 Execute Precharge all bank before auto-refresh.

Because DMCR.MRSET=0, writing SDMR generates a Precharge all bank cycle, for example, write address (0x1301A000).

6 Enable fast refresh counter clock for auto-refresh cycle.

For example, write 0x00000001 to RTCSR.

7 Wait for number of auto-refresh cycles. (defined by SDRAM chip)

When RTCSR.CMF=1, it indicates value of RTCOR and RTCNT match and an auto-refresh cycle occurs.

8 Configure DMCR for SDRAM MODE Register Set.

When DMCR.MRSET=1, write SDMR generate MRSET cycle.

For example, write 0x059A5231 to DMCR, so that:

Bus-width: 32-bit; Column Address: 9-bit; Row Address: 12-bit; Auto-refresh mode; SDMR Set mode; 4-bank; etc..

9 SDRAM Mode Register Set.

Because DMCR.MRSET=1, for example, write address 0x1301A022 to configure SDMR as:

Burst Length: 4 burst

Burst Type: Sequential

CAS Latency: 2

10 Set normal auto-refresh counter clock.

For example, write 0x00000005 to RTCSR.

11 Then Read/Write SDRAM can be executed.




Figure 3-37 SDRAM Mode Register Write Timing 1 (Pre-charge All Banks)




Figure 3-38 SDRAM Mode Register Write Timing 2 (Mode Register Set)



3.7 Bus Control Register (BCR)


BCR is used to specify the behavior of EMC on system bus and indicate the BOOT_SEL[1:0] status which defines the boot configure. It is initialized to 0x00000001 by any reset.

BOOT_SEL[1:0] pins define the boot time configurations as listed in the following table.

Table 3-15 Boot Configuration

Boot_sel[1]	Boot_sel[0]	Description
0	0	Boot from external NOR flash at CS4_
0	1	Boot from USB device
1	0	Boot from 512 Byte page NAND flash at CS1_
1	1	Boot from 2k Byte page NAND flash at CS1_

Name	Description	RW	Reset Value	Address	Access Width
BCR	Bus Control Register	RW	0x?0000001	0x13010000	32



Bits	Name		Description	RW					
31:30	BT_SEL	BOOT_SEL	(BT_SEL[1:0]): Status of BOOT_SEL pins that indicate the	R					
		boot configu	re. See the above boot configuration table.						
29:2	Reserved	Writes to the	se bits has no effect and always read as 0.	R					
1	BRE	Bus Releas	e Enable: When clear, once a transaction to EMC begins on	RW					
		the system I	ous; it must be completed before another transaction starts.						
		When set, t	he system bus may be released to allow other transaction						
		before EMC	prepare the read data or be able to receipt the write data. If						
		slow memor	ow memory devices are used in the system, setting this bit will improve						
		the efficiency	y of the whole system. The efficiency of SDRAM access may						
		be improved	by setting this bit. But the power consumption is increased if						
		this bit is set							
		BRE	Description						
		0	The system bus can not be released during an access						
			(Initial value)						
		1	The system bus can be released during an access						
0	Endian	Endian: Ind	cates the system is little-endian.	R					



4 DMA Controller

DMA controller (DMAC) is dedicated to transfer data between on-chip peripherals (MSC, AIC, UART, etc.), external memories, and memory-mapped external devices.

4.1 Features

- Support up to 6 independent DMA channels
- Descriptor or No-Descriptor Transfer
- Transfer data units: byte, 2-byte (half word), 4-byte (word), 16-byte or 32-byte
- Transfer number of data unit: 1 ~ 2²⁴
- Independent source and target port width: 8-bit, 16-bit, 32-bit
- Two channel priority modes: fixed, round robin



4.2 Register Descriptions

Table 4-1 DMAC Registers

Name	Description	RW	Reset	Address	Access
			Value		Size (bit)
DSA0	DMA Source Address 0	RW	0x0	0x13020000	32
DTA0	DMA Target Address 0	RW	0x0	0x13020004	32
DTC0	DMA Transfer Count 0	RW	0x0	0x13020008	32
DRT0	DMA Request Source 0	RW	0x0	0x1302000C	32
DCS0	DMA Channel Control/Status 0	RW	0x0	0x13020010	32
DCM0	DMA Command 0	RW	0x0	0x13020014	32
DDA0	DMA Descriptor Address 0	RW	0x0	0x13020018	32
DSA1	DMA Source Address 1	RW	0x0	0x13020020	32
DTA1	DMA Target Address 1	RW	0x0	0x13020024	32
DTC1	DMA Transfer Count 1	RW	0x0	0x13020028	32
DRT1	DMA Request Source 1	RW	0x0	0x1302002C	32
DCS1	DMA Channel Control/Status 1	RW	0x0	0x13020030	32
DCM1	DMA Command 1	RW	0x0	0x13020034	32
DDA1	DMA Descriptor Address 1	RW	0x0	0x13020038	32
DSA2	DMA Source Address 2	RW	0x0	0x13020040	32
DTA2	DMA Target Address 2	RW	0x0	0x13020044	32
DTC2	DMA Transfer Count 2	RW	0x0	0x13020048	32
DRT2	DMA Request Source 2	RW	0x0	0x1302004C	32
DCS2	DMA Channel Control/Status 2	RW	0x0	0x13020050	32
DCM2	DMA Command 2	RW	0x0	0x13020054	32
DDA2	DMA Descriptor Address 2	RW	0x0	0x13020058	32
DSA3	DMA Source Address 3	RW	0x0	0x13020060	32
DTA3	DMA Target Address 3	RW	0x0	0x13020064	32
DTC3	DMA Transfer Count 3	RW	0x0	0x13020068	32
DRT3	DMA Request Source 3	RW	0x0	0x1302006C	32
DCS3	DMA Channel Control/Status 3	RW	0x0	0x13020070	32
DCM3	DMA Command 3	RW	0x0	0x13020074	32
DDA3	DMA Descriptor Address 3	RW	0x0	0x13020078	32
DSA4	DMA Source Address 4	RW	0x0	0x13020080	32
DTA4	DMA Target Address 4	RW	0x0	0x13020084	32
DTC4	DMA Transfer Count 4	RW	0x0	0x13020088	32
DRT4	DMA Request Source 4	RW	0x0	0x1302008C	32
DCS4	DMA Channel Control/Status 4	RW	0x0	0x13020090	32
DCM4	DMA Command 4	RW	0x0	0x13020094	32
DDA4	DMA Descriptor Address 4	RW	0x0	0x13020098	32
DSA5	DMA Source Address 5	RW	0x0	0x130200A0	32



DDA5	DMA Target Address 5	RW	0x0	0x130200A4	32
DTC5	DMA Transfer Count 5	RW	0x0	0x130200A8	32
DRT5	DMA Request Source 5	RW	0x0	0x130200AC	32
DCS5	DMA Channel Control/Status 5	R/W	0x0	0x130200B0	32
DCM5	DMA Command 5	RW	0x0	0x130200B4	32
DDA5	DMA Descriptor Address 5	RW	0x0	0x130200B8	32
DMAC	DMA Control	R/W	0x0	0x13020300	32
DIRQP	DMA Interrupt Pending	R	0x0	0x13020304	32
DDR	DMA Doorbell	RW	0x0	0x13020308	32
DDRS	DMA Doorbell Set	W	0x0	0x1302030C	32

4.2.1 DMA Source Address (DSAn, $n = 0 \sim 5$)


Bits	Name	Description	RW
31:0	SA	Source address.	RW

4.2.2 DMA Target Address (DTAn, $n = 0 \sim 5$)

Bits	Name	Description	RW
31:0	TA	Target address.	RW




4.2.3 DMA Transfer Count (DTCn, $n = 0 \sim 5$)



Bits	Name	Name Description					
31:24	Reserved	Write has no effect, read as zero.	R				
23:0	TC	Hold the number of data unit to transfer and it counts down to 0 at the end.	RW				

4.2.4 DMA Request Types (DRTn, $n = 0 \sim 5$)



Bits	its Name Description					
31:5	Reserved	Write has no effect, read as zero.	R			
4:0	RT	Transfer request type.	RW			

Table 4-2 Transfer Request Types

RT4-0	Description
0~7	Reserved.
8	Auto-request. (ignore RDIL3-0, external address → external address)
9~19	Reserved.
20	UART transmit-fifo-empty transfer request. (external address → UTHR)
21	UART receive-fifo-full transfer request. (URBR → external address)
22	SSI transmit-fifo-empty transfer request.
23	SSI receive-fifo-full transfer request.
24	AIC transmit-fifo-empty transfer request.
25	AIC receive-fifo-full transfer request.

88



26	MSC transmit-fifo-empty transfer request.
27	MSC receive-fifo-full transfer request.
28	TCU channel n. (overflow interrupt, external address → external address space)
29	SADC transfer request. (SADC → external address)
30	SLCD transfer request. (external address → SLCD)
31	Reserved.

NOTES:

- 1 Only auto request can be concurrently selected in all channels with different source and target address.
- 2 For on-chip device DMA request except TCU, the corresponding source or target address that map to on-chip device must be set as fixed.

4.2.5 DMA Channel Control/Status (DCSn, $n = 0 \sim 5$)

DCS0, DCS1, DCS2,
DCS3, DCS4, DCS5

0x13020010, 0x13020030, 0x13020050,
0x13020070, 0x13020090, 0x130200b0

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

CDOA

Reserved

Bits	Name	Description	RW
31	NDES	Descriptor or No-Descriptor Transfer Select.	RW
		0: Descriptor Transfer; 1: No-descriptor Transfer.	
30:24	Reserved	Write has no effect, read as zero.	R
23:16	CDOA	Copy of offset address of last completed descriptor from that in DMA	RW
		command register. Software could know which descriptor is just	
		completed combining with count terminate interrupt resulted by DCSn.CT.	
		(Ignored in No-Descriptor Transfer)	
15:7	Reserved	Write has no effect, read as zero.	R
6	INV	Descriptor Invalid error.	RW
		0: no invalid error; 1: descriptor invalid, DCMn.V bit is loaded as 0.	
		(Ignored in No-Descriptor Transfer)	
5	Reserved	Write has no effect, read as zero.	R
4	AR	Address Error.	RW
		0: no address error; 1: address error.	
3	TT	Transfer Terminate.	RW
		0: No-Link Descriptor or No-Descriptor DMA transfer does not end	
		1: No-Link Descriptor or No-Descriptor DMA transfer end	



2	HLT	DMA halt.	RW
		0: DMA transfer is in progress; 1: DMA halt.	
1	CT	Count Terminate.	RW
		0: Link DMA transfer does not end; 1: Link DMA transfer end.	
		(Ignored in No-Descriptor Transfer)	
0	CTE	Channel transfer enable.	RW
		0: disable; 1: enable.	

4.2.6 DMA Channel Command (DCMn, $n = 0 \sim 5$)

DCM0, DCM1, DCM2, DCM3, DCM4, DCM5 0x13020014, 0x13020034, 0x13020054, 0x13020074, 0x13020094, 0x130200b4

Bit	31	30	29	28 27	7 26	3 25	24	23	22	21 20	19	18 1	7 16	3 1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Reserved				SAI	DAI	Reserved		RDIL			SP	2	בח	Reserved		TSZ		TM	Polacood	Reserved	^	Σ	NIE	TIE	LINK
DOT	0	^	^	0 0	^	0	^	0	^	0 0	^	^		,		^	^	^	^	^	Λ	Λ	^	^	0	Λ	^	Λ	0

Bits	Name	Description	RW
31:24	Reserved	Write has no effect, read as zero.	R
23	SAI	Source Address Increment.	RW
		0: no increment; 1: increment.	
22	DAI	Target Address Increment.	RW
		0: no increment; 1: increment.	
19:16	RDIL	Request Detection Interval Length.	RW
		Set the number of transfer unit between two requests detection in single	
		mode. Please refer to following Table 4-3.	
15:14	SP	Source port width.	RW
		00: 32-bit; 01: 8-bit; 10: 16-bit; 11: reserved.	
13:12	DP	Target port width.	RW
		00: 32-bit; 01: 8-bit; 10: 16-bit; 11: reserved.	
11	Reserved	Write has no effect, read as zero.	R
10:8	TSZ	Transfer Data Size of a data unit.	RW
		000: 32-bit; 001: 8-bit; 010: 16-bit; 011: 16-byte; 100: 32-byte; others:	
		reserved.	
7	TM	Transfer Mode.	RW
		0: single mode; 1: block mode.	
6:5	Reserved	Write has no effect, read as zero.	R
4	V	Descriptor Valid flag.	R
		0: Descriptor Invalid; 1: Descriptor Valid for transfer.	
		(Ignored in No-Descriptor Transfer and in Descriptor Transfer with VM=0)	



3	VM	Descriptor Valid Mode.	RW
		0: V bit is ignored; 1: Support V bit.	
		(Ignored in No-Descriptor Transfer)	
2	VIE	DMA Valid Error Interrupt Enable.	RW
		0: disable; 1: enable.	
		(Ignored in No-Descriptor Transfer)	
1	TIE	Transfer Interrupt Enable (TIE).	RW
		0: disable interrupt; 1: enable interrupt.	
0	LINK	Descriptor Link Enable.	RW
		0: disable; 1: enable.	
		(Ignored in No-Descriptor Transfer)	


Table 4-3 Detection Interval Length

RDIL	Description
0	Interval length is 0
1	Interval length is 2 transfer unit
2	Interval length is 4 transfer unit
3	Interval length is 8 transfer unit
4	Interval length is 12 transfer unit
5	Interval length is 16 transfer unit
6	Interval length is 20 transfer unit
7	Interval length is 24 transfer unit
8	Interval length is 28 transfer unit
9	Interval length is 32 transfer unit
10	Interval length is 48 transfer unit
11	Interval length is 60 transfer unit
12	Interval length is 64 transfer unit
13	Interval length is 124 transfer unit
14	Interval length is 128 transfer unit
15	Interval length is 200 transfer unit



4.2.7 DMA Descriptor Address (DDAn, $n = 0 \sim 5$)

This register is ignored in No-Descriptor Transfer.



Bits	Name	Description	RW
31:12	DBA	Descriptor Base Address.	RW
11:4	DOA	Descriptor Offset Address.	RW
3:0	Reserved	Write has no effect, read as zero.	R

4.2.8 DMA Control


	DM	IAC																											0 x	130	20 3	300
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											Doggada	חפאפואפו											MO	N.			Deviser		HLT	AR	Reserved	DMAE
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:10	Reserved	Write has no effect, read as zero.	R
9:8	PM	Channel priority mode.	RW
		00: CH0 > CH1 > CH2 > CH3 > CH4 > CH5	
		01: CH0 > CH2 > CH3 > CH1 > CH4 > > CH5	
		10: CH2 > CH0 > CH1 > CH3 > CH4 > CH5	
		11: round robin	
7:4	Reserve	Write has no effect, read as zero.	R
3	HLT	Global halt status, halt occurs in any channel, the bit should set to 1.	RW
		0: no halt	
		1: halt occurred	
2	AR	Global address error status, address error occurs in any channel, the bit	RW
		should be set to 1.	
		0: no address error	
		1: address error occurred	
1	Reserved	Write has no effect, read as zero.	R



0	DMAE	Global DMA transfer enable.	RW
		0: disable DMA channel transfer	
		1: enable DMA channel transfer	

4.2.9 DMA Doorbell (DDR)



Bits	Name	Description	RW
31:8	Reserved	Write has no effect, read as zero.	R
7:0	DBn	DMA Doorbell for each channel, n=0~5, for example DB0 is for DMA	RW
		channel 0. Software set it to 1 and hardware clears it to 0.	
		0: disable DMA controller to fetch the first descriptor or DMA controller	
		clears it to 0 as soon as it starts to fetch the descriptor	
		1: Write 1 to DDS will set the corresponding DBn bit to 1 and enable DMA	
		controller to fetch the first descriptor	
		For example, write 0x00000001 to DDS, DB0 bit is set to 1 and enable	
		DMA channel 0 to fetch the first descriptor.	
		Write 0 to DDS, no meaning.	

4.2.10 DMA Interrupt Pending (DIRQP)

	DIF	RQF																											0 x	130	20 3	304
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													Doynoad	חם אום אם אום אום אום אום אום אום אום אום													CIRQ5	CIRQ4	CIRQ3	CIRQ2	CIRQ1	CIRQ0
RS1	. 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:6	Reserved	Write has no effect, read as zero.	R
5:0	CIRQn	CIRQn (n=0~5) denotes pending status for corresponding channel.	RW
		0: no abnormal situation or normal DMA transfer is in progress	
		1: abnormal situation occurred or normal DMA transfer done	



4.3 DMA manipulation

4.3.1 Descriptor Transfer

To do proper Descriptor DMA transfer, do as following steps:

- 1 First of all, check whether the status of DMA controller are available, that is, for global control (DMAC), ensure that DMAC.AR=0 and DMAC.HLT=0; while for expected channels, ensure that DCSn.AR=0, DCSn.HLT=0, DCSn.TT=0, DTCn=0 and DCSn.INV=0.
- 2 Set DMAC.DMAE=1 and expected DCSn.CTE=1 to launch DAM transfer.
- 3 For Descriptor transfer, guarantee DCSn.NDES=0.
- 4 Build descriptor in memory. Write the first descriptor address in DDAn and the address must be 16Bytes aligned. The descriptor address includes two parts: Base and Offset address. If the descriptor is linked, the 32-bit address of next descriptor is composed of 20-bit Base address in DDAn and 8-bit Offset address in DES3.DOA and the four LSB is 0x0. See Table 4-4 for the detailed 4-word descriptor structure.
- 5 Set 1 to the corresponding bit in DDR to initiate descriptor fetch.
- 6 Hardware clears the corresponding bit in DDR as soon as it starts to fetch the descriptor.
- 7 If DES0.V =0 and DES0.VM=1, DMAC stops and set DCSn.INV=1. Otherwise, it waits for dma request from peripherals to start dma transfer.
- 8 After DMAC completes the current descriptor dma transfer, if DES0.VM=1, it clears DES0.V to 0 and writes back to memory. If DES0.Link=1, it sets DCSn.CT to 1, otherwise it sets DCSn.TT to 1. If the interrupt enabled, it will generates the corresponding interrupts.
- 9 If DES0.LINK=1, after DMAC completes the current descriptor dma transfer and return to fetch the next descriptor and continues dma transfer until completes the descriptor dma transfer which DES0.LINK=0.



Table 4-4 Descriptor Structure

Word	Bit	Name	Function
1st (DES0)	31	EACKS	External DMA DACKn output polarity select
	30	EACKM	External DMA DACKn output Mode select
	29-28	ERDM	External DMA request detection Mode
	27	EOPM	External DMA End of process mode
	26-24	Reserved	
	23	SAI	Source Address Increment
	22	DAI	Target Address Increment
	21-20	Reserved	
	19-16	RDIL	Request Detection Interval Length
	15-14	SP	Source port width
	13-12	DP	Target port width
	11	Reserved	
	10-8	TSZ	Transfer Data Size
	7	TM	Transfer Mode
	6-5	Reserved	
	4	V	Descriptor Valid
	3	VM	Descriptor Valid Mode
	2	VIE	Descriptor Invalid Interrupt Enable
	1	TIE	Transfer Interrupt Enable
	0	LINK	Descriptor Link Enable
2st (DES1)	31-0	DSA	Source Address
3st (DES2)	31-0	DTA	Target Address
4st (DES3)	31-24	DOA	Descriptor Offset address
,	23-0	DTC	Transfer Counter






Figure 4-1 Descriptor Transfer Flow



4.3.2 No-Descriptor Transfer

To do proper DMA transfer, do as following steps:

- 1 First of all, check whether the status of DMA controller are available, that is, for global control (DMAC), ensure that DMAC.AR=0 and DMAC.HLT=0; while for expected channels, ensure that DCSn.AR=0, DCSn.HLT=0 and DCSn.TT=0 and DTCn=0.
- 2 For each channel n, initialize DSAn, DTAn, DTCn, DRTn, DCSn, DCMn properly.
- 3 Set DMAC.DMAE=1 and expected DCSn.CTE=1 and DCSn.NDES=1 to launch DAM transfer.

For a channel with auto-request (DRTn.RT=0x8), the transfer begins automatically when the DCSn.CTE bit and DMAC.DMAE bit are set to 1. While for a channel with other request types, the transfer does not start until a transfer request is issued and detected.

For any channel n, The DTCn value is decremented by 1 for each successful transaction of a data unit. When the specified number of transfer data unit has been completed (DTCn = 0), the transfer ends normally. Meanwhile corresponding bit of DIRQP is set to 1. If DCMn.TIE bit is set to 1, an interrupt request is sent to the CPU. However, during the transfer, if a DMA address error occurs, the transfer is suspended, both DCSn.AR and DMAC.AR are set to 1 as well as corresponding bit of DIRQP. Then an interrupt request is sent to the CPU despite of DCMn.TIE.

Sometimes, for example, an UART parity error occurs for a channel that is transferring data between such UART and another terminal. In the case, both DCSn.HLT and DMAC.HLT are set to 1 and the transfer is suspended. Software should identify halt status by checking such two bits and re-configure DMA to let DMA rerun properly later.



4.4 DMA Requests

DMA transfer requests are normally generated from either the data transfer source or target, but also they can be issued by on-chip peripherals that are neither the source nor the target. There are two DMA transfer request types: auto-request, and on-chip peripheral request. For any channel n, its transfer request type is determined through DRTn.

4.4.1 Auto Request

When there is no explicit transfer request signal available, for example, memory-to-memory transfer or memory to some on-chip peripherals like GPIO, the auto-request mode allows the DMA to automatically generate a transfer request signal internally. Therefore, when DMA initialization done, once the DMAC.DMAE and DCSn.CTE are set to 1, the transfer begins immediately in channel n which DRTn=0x8.

4.4.2 On-Chip Peripheral Request

In the mode, transfer request signals come from on-chip peripherals. All request types except 0x8 (value of DRT) belong to the mode. Both single and block transfer mode are available. Note that in single mode, the transfer byte number for one request detection according to DCMn.RDIL must be equal or less than the byte number according to receive or transmit trigger value of source or target devices.



4.5 DMA Transfer Modes

Each channel can toggles between two transfer modes: single and block.

4.5.1 Single Mode

A channel with single mode will periodically detect the request signal according to presetting detection interval length (DCMn.RDIL). Moreover, during the transfer, after a transaction of a data unit (8-bit, 16-bit, 32-bit, 16-byte, or 32-byte), an internal arbitrator in the DMA will arbitrate all active channels again to select one to represent DMA's bus request to participate the AHB bus arbitration.

Above process will repeat when the channel captures the bus again until corresponding DCSn.TT bit equals to 1 or abnormal situation (address error, halt) occurs.

4.5.2 Block Mode

Once a channel with block mode captures the bus, it will do data transfer continuously until all data units are transferred or abnormal situation occurs. During the process, it does not release the bus so that neither other channels nor other bus masters can take up the bus. In the mode, the channel just detects the request signal once and corresponding DCMn.RDIL is ignored.



4.6 Channel Priorities

There are two priority modes: fixed, round robin.

4.6.1 Fixed Mode

The relative channel priorities are unvaried in the mode.

- CH0 > CH1 > CH2 > CH3 > CH4 > CH5 > CH6 > CH7
- CH0 > CH2 > CH3 > CH1 > CH4 > CH6 > CH7 > CH5
- CH2 > CH0 > CH1 > CH3 > CH6 > CH4 > CH5 > CH7

4.6.2 Round Robin Mode

In the mode, there are two priority groups: CH0~CH3 and CH4~CH7. Round robin is performed in each group, and CH0~CH3 always has higher priority than CH4~CH7.

Table 4-5 Relationship among DMA Transfer connection, request mode & transfer mode

Transfer Connection	Request	Transfer	Data Size (bits)	Channel
	Mode	Mode		
External memory or	Auto	Block/Single	8/16/32	0~5
memory-mapped external	on-chip		16-byte/32-byte	
device and on-chip peripheral				
module				



4.7 Examples

4.7.1 Memory-to-memory auto request No-Descriptor Transfer

Suppose you want to do memory move between two different memory regions through channel 3, for example, moving 1KB data from address 0x20001000 to 0x20011000, do as following steps:

- 1 Check if (DMAC.AR==0 && DMAC.HLT==0 && DCS3.AR==0 && DCS3.HLT==0 && DCS3.CT==0 && DCS3.NDES=1 && DTC3==0).
- 2 If above condition is true, set value 0 to DCS3.CTE to disable the channel 3 temporarily.
- 3 Set source address 0x20001000 to DSA3 and target address 0x20011000 to DTA3.
- 4 Suppose the data unit is word, set transfer count number 256 (1024/4) to DTC3.
- 5 Set auto-request (0x8) to DRT3.
- 6 Up to now, only the most important channel control register DCM3 is left, set it carefully:
 - Set value 1 to SAI and DAI^{*1}.
 - Ignore RDIL because in the case there is no explicit request signal can be detected.
 - Set word size (0) to SP and DP*2.
 - Set single mode (0) to TM^{*3}.
 - Set value 1 to TIE to let CPU do some post process after the transfer done.
- 7 Set value 1 to DCS3.CTE and DMAC.DMAE to launch the transfer in channels 3.
- 8 When the transfer terminates normally (DTC3==0 && DCS3.TT==1), DIRQP.CIRQ3 will automatically be set value 1 and an interrupt request will be sent to CPU.
- 9 When CPU grants the interrupt request, in the corresponding IRQ handler, software must clear the DCS3.CT to value 0, and the behavior will automatically clear DIRQP.CIRQ3.

NOTES:

- 1 Either source or target is a FIFO, must not enable corresponding address increment.
- When either source or target need be accessed through EMC (external memory controller), the real port with of the device is encapsulated by EMC, so you can set any favorite port with for it despite of the real one.
- 3 Block mode may block bus for a long time, do not use the mode unless the data are emergency.



5 Clock Reset and Power Controller

5.1 Overview

The Clock & Power management block consists of three parts: Clock control, PLL control, and Power control, Reset control.

The Clock control logic can generate the required clock signals including CCLK for CPU, HCLK for the AHB bus peripherals, and PCLK for the APB bus peripherals. This chip has one Phase Locked Loops (PLL): for CCLK, HCLK, and PCLK, MSCLK, UHCCLK, LDCLK, LPCLK. The clock control logic can make slow clocks without PLL and connect/disconnect the clock to each peripheral block by software, which will reduce the power consumption.

For the power control logic, there are various power management schemes to keep optimal power consumption for a given task. The power management block can activate four modes: NORMAL mode, DOZE mode, IDLE mode, SLEEP mode.

For reset control logic, the reset module controls or distributes all of the system reset signals.



5.2 Clock Generation UNIT

The clock generation unit (CGU) contains one PLL driven by an external oscillator and the clock generation circuit from which the following clocks are derived:

Signal	Description
CCLK	Fast clock for internal operations such as executing instructions from the cache. It
	can be gated during doze and idle mode when all the criteria to enter a low power
	are met.
HCLK	System clock—This signal appears as the HCLK input to the CPU and the HCLK
	to the system. This is a continuous clock (when the system is not in sleep mode) It
	can be gated during Sleep mode when all the criteria to enter a low power are met.
PCLK	Peripheral clock – APB BUS device clock.
MCLK	Clock for EMC controller.
СКО	SDRAM Clock.
LDCLK	LCD device clock.
LPCLK	LCD pixel clock.
CIM_MCLK	Clock output from CIM module.
CIM_PCLK	Clock input to CIM module.
I2SCLK	I2S codec clock.
MSCCLK	MSC clock.
SSICLK	SSI clock.
EXCLK	12M clock output for UART I2C SSI TCU USB2.0-PHY.



Feature:

- On-chip 2MHz~24MHZ oscillator circuit
- On-chip 32.768KHZ oscillator circuit
- One On-chip phase-locked loops (PLL) with programmable multiplier
- CCLK, PCLK, HCLK, MCLK, CKO and UHCCLK, LDCLK, LPCLK, I2SCLK, MSCCLK frequency can be changed separately for software by setting registers
- SSI supports fast clock
- Switchable clock source
- Functional-unit clock gating

5.2.1 Pin Description

Name	I/O	Description
RTCLK_XI	Input	32.768KHZ Oscillator input signal
RTCLK_XO	Output	32.768KHZ Oscillator output signal
EXCLK	Input	Oscillator input signal
EXCLKO	Output	Oscillator output signal
CIM_MCLK	Output	Clock output from CIM module signal
CIM_PCLK	Input	Clock input to CIM module signal
LPCLK	Output	LCD pix clock signal
СКО	Output	SDRAM clock signal
MSC_CLK	Output	Clock output For MMC/SD Card signal
SSI_CLK	Output	Clock output from SSI module signal



5.2.2 CGU Block Diagram

Following figure illustrates a block diagram of CGU.




Figure 5-1 CGU Block Diagram



5.2.3 Clock Overview

There is an internal PLL in this chip. PLL input clock is an external input clock EXCLK. Theoretically, EXCLK can be 2MHz ~ 20MHz.

CCLK is CPU clock. It is usually the fastest clock in the chip. This clock represents the chip speed.

HCLK is for on chip high speed peripherals connected to AHB bus.

PCLK is for on chip slow speed peripherals connected to APB bus.

MCLK is external memory bus clock. MCLK represents the SDRAM speed.

CCLK, HCLK, PCLK and MCLK are synchronous clocks that may have different frequencies. They are from the same clock source, the on chip PLL output clock in most cases. HCLK frequency can be equal to CCLK or divided CCLK by an integer. PCLK frequency can be equal to HCLK or divided HCLK by an integer. MCLK frequency can be equal to or half of HCLK.

USB device and host controllers need a 48MHz USB clock. USB clock can be selected by software divided PLL output clock.

AC97 in AIC module needs a 12.288MHz BIT clock. It is input from the external AC97 CODEC chip or other clock source.

Besides PLL input, EXCLK also provides device clock or one of device clocks for many peripherals, such as, UART, I2C, TCU, SSI and WDT.

Device clock of MSC (MMC/SD) is taken from software divided PLL output clock.

LCD's device clock and pixel clock are generated from PLL output clock, which are divided by two independent dividers.

The slowest clock is RTCLK, which is usually 32768Hz.



5.2.4 CGU Registers


All CGU register 32bit access address is physical address.

Table 5-1 CGU Registers Configuration

Name	description		Reset Value	Address	Access
					Size
CPCCR	Clock Control Register	RW	0x42040000	0x10000000	32
CPPCR	PLL Control Register	RW	0x28080011	0x10000010	32
I2SCDR	I2S device clock divider Register	RW	0x00000004	0x10000060	32
LPCDR	LCD pix clock divider Register	RW	0x00000004	0x10000064	32
MSCCDR	MSC device clock divider Register	RW	0x00000004	0x10000068	32
UHCCDR	UHC 48M clock divider Register	RW	0x0000004	0x1000006C	32
SSICDR	SSI clock divider Register	RW	0x00000004	0x10000074	32

5.2.4.1 Clock Control Register

The Clock Control Register (CPCCR) is a 32-bit read/write register, which controls CCLK, HCLK, PCLK, MCLK and LDCLK division ratios. It is initialized to 0x42040000 by any reset. Only word access can be used on CPCCR.



Bits	Name	Description	RW
31	I2CS	I2S Clock Source Selection. Selects the I2S clock source between PLL	RW
		output and pin EXCLK.	
		0: I2S clock source is EXCLK	
		1: I2S clock source is PLL output divided by I2SDIV	
30	CKOEN	CKO Output Enable. Controls the output of CKO.	RW
		0: Disable CKO output. CKO is Hi-Z	
		1: Enable CKO output	
29	UCS	USB Clock Source Selection. Selects the USB clock source between PLL	RW
		output and pin EXCLK.	
		0: USB clock source is pin EXCLK	
		1: USB clock source is PLL output	
28:23	UDIV	Divider for USB Clock Frequency. When USB clock source is PLL (UCS	RW
		bit is 1), this field specified the USB clock division ratio, which varies from	



		1 to 64 (divisio	n ratio = UDI	V + 1).			
22	CE	change enable. If CE is 1, writes on CDIV, HDIV, PDIV, MDIV, UDIV, PXDIV or LDIV will start a frequency changing sequence immediately. When CE is 0, writes on CDIV, HDIV, PDIV, MDIV, UDIV, PXDIV and LDIV will not start a frequency changing sequence immediately. The division ratio is actually updated in PLL multiple ratio changing sequence or PLL Disable Sequence. 0: Division ratios are updated in PLL multiple ratio changing sequence or PLL Disable Sequence 1: Division ratios are updated immediately					RW
21	PCS						RW
20:16	LDIV	ratio, which va	ries from 1 to	ck Frequency. S 32 (division ra r less than 150	tio = LDIV +	LCLK division 1). The frequency	RW
15:12	MDIV	0 0 0 0 0 0 0 0 1	Bit 15- 0 0 0 1 1 1 0 O O O O O O O O O O O O	~12: MDIV 0 0 1 1 0 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0 1 0	Description X1 X1/2 X1/3 X1/4 X1/6 X1/8 X1/12 X1/16 X1/16 X1/12 X1/16 X1/12 X1/16 X1/12 X1/16 X1/12 X1/16	RW
11:8	PDIV	0 0 0 0 0 0 0 0 0	·	Frequency. Sp I~8: PDIV 0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 1 0	CLK division ratio. Description X1 X1/2 X1/3 X1/4 X1/6 X1/8 X1/12 X1/16 X1/12 X1/16 X1/12	RW



			1	0	0	1	X1/32	
				Other	Value		Reserved	
7:4	HDIV	Divi	der for Syste	em Clock Fred	quency. Specif	fied the H	CLK division ratio.	RW
				Bit 7~4	: HDIV		Description	
			0	0	0	0	X1	
			0	0	0	1	X1/2	
			0	0	1	0	X1/3	
			0	0	1	1	X1/4	
			0	1	0	0	X1/6	
			0	1	0	1	X1/8	
			0	1	1	0	X1/12	
			0	1	1	1	X1/16	
			1	0	0	0	X1/24	
			1	0	0	1	X1/32	
				Other	Value		Reserved	
3:0	CDIV	Divi	der for CPU	Clock Freque	ncy. Specifies	the CCLI	K division ratio.	RW
		BI	Г 3~0	Description	BIT 3~0	de	escription]
		0.0	000:	X1	0001:		X1/2]
		0.0	10:	X1/3	0011:		X1/4]
		0 1	00:	X1/6	0101:		X1/8]
		0 1	110:	X1/12	0111:		X1/16]
		1 0	000:	X1/24	1001:		X1/32]
			Other Valu	ie		Re	eserved	

5.2.4.2 I2S device clock divider Register


I2S device clock divider Register (I2SCDR) is a 32-bit read/write register that specifies the divider of I2S device clock . This register is initialized to 0x00000004 only by any reset. Only word access can be used on I2SCDR.

Bits	Name	Description	RW
31:9	Reserved	Writes to these bits have no effect and always read as 0.	R
8:0	I2SCDR	Divider for I2S Frequency. Specified the I2S device clock division ratio,	RW
		which varies from 1 to 512 (division ratio = I2SCDR + 1).	



5.2.4.3 LCD pix clock divider Register


LCD pix clock divider Register (LPCDR) is a 32-bit read/write register that specifies the divider of LCD pixel clock (LPCLK). This register is initialized to 0x00000004 only by any reset. Only word access can be used on LPCDR.



Bits	Name	Description	RW
31	LCS	LCD Pixel Clock Source Selection. Selects the LCD pixel clock source	
		between divider and external clock input.	
		0: LCD pixel clock source is divider output	
		1: LCD pixel clock source is LCD_PCLK pin	
30:11	Reserved	Writes to these bits have no effect and always read as 0.	R
10:0	LPCDR	Divider for Pixel Frequency. Specified the LCD pixel clock (LPCLK)	RW
		division ratio, which varies from 1 to 2048 (division ratio = LPCDR + 1).	

5.2.4.4 MSC device clock divider Register

MSC device clock divider Register (MSCCDR) is a 32-bit read/write register that specifies the divider of MSC device clock . This register is initialized to 0x00000004 only by any reset. Only word access can be used on MSCCDR.




Bits	Name	Description	RW
31:5	Reserved	Writes to these bits have no effect and always read as 0.	R
4:0	MSCCD	Divider for MSC Frequency. Specified the MSC device clock division	
	R	ratio, which varies from 1 to 32 (division ratio = MSCCDR + 1).	



5.2.4.5 UHC device clock divider Register

UHC device clock divider Register (UHCCDR) is a 32-bit read/write register that specifies the divider of UHC 48M device clock . This register is initialized to 0x00000004 only by any reset. Only word access can be used on UHCCDR.




Bits	Name	Description	RW
31:4	Reserved	Writes to these bits have no effect and always read as 0.	R
3:0	UHCCD	Divider for UHC Frequency. Specified the UHC 48M device clock	RW
	R	division ratio, which varies from 1 to 16 (division ratio = UHCCDR + 1).	

5.2.4.6 UHC PHY test point Register (internal used only)

5.2.4.7 SSI device clock divider Register

SSI device clock divider Register (SSICDR) is a 32-bit read/write register that specifies the divider of SSI device clock . This register is initialized to 0x00000004 only by any reset. Only word access can be used on SSICDR.




Bits	Name	Description	RW
31	SCS	SSI Clock Source Selection. Selects the SSI clock source between PLL	RW
		output and pin EXCLK.	
		0: SSI clock source is pin EXCLK	
		1: SSI clock source is PLL output	
30:4	Reserved	Writes to these bits have no effect and always read as 0.	R
3:0	SSICDR	Divider for SSI Frequency. Specified the SSI device clock division	RW
		ratio, which varies from 1 to 16 (division ratio = SSICDR + 1).	



5.2.4.8 PLL Control Register

The PLL Control Register (CPPCR) is a 32-bit read/write register, which controls PLL multiplier, on/off state and stabilize time. It is initialized to 0x28080011 only by any reset. Only word access can be used on CPPCR.



Bits	Name	Description	RW
31:23	PLLM	the PLL feedback 9-bit divider.	RW
22:18	PLLN	the PLL input 5-bit divider.	RW
17:16	PLLOD	00: divide by 1	RW
		01: divide by 2	
		10: divide by 2	
		11: divide by 4	
15:11	Reserved	Writes to these bits have no effect and always read as 0.	R
10	PLLS	PLL Stabilize Flag.	R
		0: PLL is off or not stable	
		1: PLL is on and stable	
9	PLLBP	PLL Bypass. If PLLEN is 1, set this bit to1 will bypass PLL. The PLL is still	RW
		running background but the source of associated dividers is switched to	
		12-M. If PLLEN is 0, set this bit to 1 has no effect. If PLLEN is 1, clear this	
		bit to 0 will switch the source of associated dividers to PLL output.	
8	PLLEN	PLL Enable. When PLLEN is set to 1, PLL starts to lock phase. After PLL	RW
		stabilizes, PLLS bit is set. If PLLBP is 0, the source of associated dividers,	
		is switched to PLL output. When PLLEN is clear to 0, PLL is shut off and	
		the source of associated dividers is switched to 12-MHz in spite of PLLBP	
		bit.	
7:0	PLLST	PLL Stabilize Time. Specifies the PLL stabilize time by unit of RTCCLK	RW
		(approximate 32kHz) cycles. It is used when change PLL multiplier or	
		change PLL from off to on. It is initialized to H'11.	



5.2.5 PLL Operation

The PLL developed as a macro cell for clock generator. It can generate a stable high-speed clock from a slower clock signal. The output frequency is adjustable and can be up to 500MHz. The PLL integrates a phase frequency detector (PFD), a low pass filter (LPF), a voltage controlled oscillator (VCO) and other associated support circuitry. All fundamental building blocks as well as fully programmable dividers are integrated on the core. It is useful for clock multiplication of stable crystal oscillator sources and for de-skew clock signals.

The PLL block diagram is shown in following figure.




Figure 5-2 Block Diagram of PLL

5.2.5.1 PLL Configuration

PLL Divider Value Setting

There are 3 divider values (N, M and NO) to set the PLL output clock frequency CLKOUT:

1 Input Divider Value N.

N = PLLN of CPPCR + 2

2 Feedback Divider Value M.

M = PLLM of CPPCR + 2

3 Output Divider Value NO.

Output Divider Setting (OD)	Output Divider Value (NO)
0	1
1	2
2	2



3	4
---	---

4 The PLL output frequency, CLK_OUT, is determined by the ratio set between the value set in the input divider and the feedback divider. PLL output frequency CLK_OUT is calculated from the following equations:

CLKOUT = XIN x (M/N) x (1/N0)

$$M = F0 *1 + F1*2 + F2*4 + F3*8 + F4*16 + F5*32 + F6*64 + F7*128 + F8*256 + 2$$

$$N = R0*1 + R1*2 + R2*4 + R3*8 + R4*16 + 2$$

$$NO = 2^{od0+od1}$$

Where:

CLK_OUT represents the output frequency
XIN represents PLL input frequency
N represents input divider value
M represents feedback divider value
NO represents output divider value

< Attention >

- a) $1MHZ \leq XIN/N \leq 15MHZ$
- b) $100MHZ \le CLK_OUT \times NO \le 500MHZ$

5.2.5.2 PLL out clock frequency selection

```
PLL-freq = PLL-freq-raw / NO, where NO = 1, 2, 4.

PLL-freq-raw = EXCLK * M / N, where M = integer of 2 \sim 513, N = integer of 2 \sim 33.
```

So, to generate a specified PLL-freq, there are many valid sets of NO, M and N value.

Smaller PLL-freq-raw is better since it consumes less power. Reduce PLL-freq-raw from 200MHz to 100MHz saving a few milliwatts. Please beware not put PLL-freq-raw less than 100MHz.

If EXCLK is in small jitter, like a crystal-generated clock, a smaller N is better.

5.2.6 Main Clock Division Change Sequence

Main clock (CCLK, HCLK, PCLK and MCLK) frequencies can be changed separately or simultaneously by changing division ratio. Following conditions must be obeyed:

- 1 CCLK must be integral multiple of HCLK.
- 2 The frequency ratio of CCLK and HCLK can not be 24 and 32.
- 3 HCLK must be equal to MCLK or twice of MCLK.
- 4 HCLK and MCLK must be integral multiple of PCLK.



Don't violate this limitation, otherwise unpredictable error may occur.

In normal mode, if CE bit of CPCCR is 1, changing CDIV, HDIV, PDIV or MDIV will start a Division Change Sequence immediately. If CE bit of CPCCR is 0, changing CDIV, HDIV, PDIV or MDIV will not start Division Change Sequence.

5.2.7 Change Other Clock Frequencies

The divider of LCD device clock (LDCLK), LCD pixel clock (LPCLK), I2S device clock, SSI device clock, MSC device clock and USB clock can be changed by programming LDIV, LPCDR, I2SCDR, SSICDR, UHCDR, MSCCDR and UDIV, respectively.

Change LDIV LPCDR I2SCDR SSICDR UHCCDR MSCCDR and UDIV as following steps:

- 1 Stop related devices with clock-gate function. Clock supplies to the devices are stopped.
- 2 Change LDIV, LPCDR, I2SCDR, SSICDR, UHCCDR MSCCDR or UDIV. If CE is 1, clock frequencies are changed immediately. If CE is 0, clock frequencies are not changed until PLL Multiplier Change Sequence is started.
- 3 Cancel above clock-gate function.

5.2.8 Change Clock Source Selection

USB, I2S ,SSI device clocks and LCD pix clock can be selected from two sources. Before change clock source, corresponding devices should be stopped using clock-gate function.

- 1 When USB clock source is changed (UCS bit of CPCCR), USB clock should be stopped.
- 2 When I2S clock source is changed (I2CS bit of CPCCR), AIC should be stopped.
- 3 When SSI clock source is changed (SCS bit of SSICDR), SSI should be stopped
- 4 When LCD pix clock source is changed (LCS bit of LPCDR), LCD should be stopped.

When UCS, I2CS, SCS LCS bit is changed, clock source is changed immediately.



5.2.9 EXCLK Oscillator




Figure 5-3 Oscillating circuit for fundamental mode

To turn on the oscillator, the oscillating circuit must provide the negative resistance (-Re) at least five times the equivalent series resistance (ESR) of the crystal sample. For larger -Re value, faster turn on the crystal. Higher gm provides larger -Re therefore can start-up the crystal with higher ESR for the same load capacitance (CL). However, it's required higher power consumption.

There are two key parameters to turn on oscillator. Which are CL and the maximum ESR at the target frequency? By reducing the CL, the -Re can be increased thus; shorter turn on time can be achieved. However, if CL is too small, the deviation from the target frequency will increase because of the capacitance variation. So, a trade-off relationship between short turn on time and small frequency deviation in deciding CL value. The smaller ESR of the crystal sample will reduce turn on time but the price is higher. The typical CL and ESR values for difference target frequencies are listed in Table 5-2.

Table 5-2 Typical CL and the corresponding maximum ESR

Target Frequency (Hz)	2M ~ 3M	3M ~ 6M	6M ~ 10M	10M ~ 20M
CL (pf)	25	20	16	12
Maximum ESR (ohm)	1K	400	100	80

Figure 5-3 shows the oscillating circuit is connected with the oscillator I/O cell. Components feedback resistor (Rf), damping resistor (Rd), C1 and C2 are used to adjust the turn on time, keep stability and accurate of the oscillator.

Rf is used to bias the inverter in the high gain region. It cannot be too low or the loop may not oscillate. For mega Hertz range applications, Rf of 1Mohm is applied.



Rd is used to increase stability, low power consumption, suppress the gain in high frequency region and also reduce -Re of the oscillator. Thus, proper Rd cannot be too large to cease the loop oscillating.

C1 and C2 are deciding regard to the crystal or resonator CL specification. In the steady state of oscillating, CL is defined as (C1*C2)/(C1+C2). Actually, the I/O ports, bond pad, and package pin all contribute the parasitic capacitance to C1 and C2. Thus, CL can be rewrite to (C1'*C2')/(C1'+C2'), where C1'=(C1+Cin,stray) and C2'=(C2+Cout,stray). In this case, the required C1 and C2 will be reduced.

Notice, this oscillating circuit is for parallel resonate but not series resonate. Because C1, C2, Rd and Rf are varying with the crystal specifications; therefore there is no single magic number of all the applications.



5.3 Power Manager

In the Low-Power mode, part or whole processor is halted. This will reduce power consumption. The Power Management Controller contains low-power mode control and reset sequence control.

5.3.1 Low-Power Modes and Function

The processor supports six low-power modes and function:

NORMAL mode

In Normal mode, all peripherals and the basic blocks including power management block, the CPU core, the bus controller, the memory controller, the interrupt controller, DMA, and the external master may operate completely. But, the clock to each peripheral, except the basic blocks, can be stopped selectively by software to reduce the power consumption.

DOZE mode

DOZE mode is entered by setting DOZE bit of LCR to 1. In DOZE mode, clock is burst to CPU core and the clock duty is set by DUTY field of LCR. DOZE mode is canceled by reset, interrupt or clearing DOZE bit to 0. Continuous clock is supplied immediately after DOZE mode is canceled. The other Clocks except CCLK run continuously in DOZE mode.

IDLE mode

In IDLE mode, the clock to the CPU core is stopped except the bus controller, the memory controller, the interrupt controller, and the power management block. To exit the IDLE mode, the any interrupts should be activated.

SLEEP mode

In SLEEP mode, all clocks except RTC clock are disabled. PLL is disabled also. SLEEP mode is canceled by reset or interrupt. When SLEEP mode is canceled, PLL is restarted, the PLL needs clock stabilization time (PLL lock time). This PLL stabilization time is automatically inserted by the internal logic with lock time count register, and all clocks start operating after PLL stability time.

CLOCK GATE function

CLOCK GATE function is used to gate specified on-chip module when it is not used. Set specified CLKG0~15 bits in CLKGR will enter specified CLK gate function. CLOCK gate function is canceled by reset or clearing specified CLKGR0~15 to 0.

5.3.2 Register Description

All PMC register 32bit access address is physical address.

Table 5-3 Power/Reset Management Controller Registers Configuration


Name	description	RW	Initial Value	Address	Access
					Size



LCR	Low Power Control Register	RW	0x000000F8	0x10000004	32
CLKGR	Clock Gate Register	RW	0x00000000	0x10000020	32
SCR	Sleep Control Register	RW	0x00001500	0x10000024	32

5.3.2.1 Low Power Control Register

The Low Power Control Register (LCR) is a 32-bit read/write register that controls low-power mode status. It is initialized to 0x000000F8 by any reset.



Bits	Name	Description	RW		
31:8	Reserved	Writes to these bits have no effect and always read as 0.	R		
7:3	DUTY	CPU Clock Duty. Control the CPU clock duty in doze mode. When the	RW		
		DUTY field is 0x1F, the clock is always on and when it is zero, the clock is			
		always off. Set the DUTY field to 0 when the CPU will be disabled for an			
		extended amount of time.			
		00000: 0/31 duty-cycle			
		00001: 1/31 duty-cycle			
		00010: 2/31 duty-cycle			
		11111: 31/31 duty-cycle			
2	DOZE	Doze Mode. Control the doze mode. When doze mode is canceled, this	RW		
		bit is cleared to 0 automatically.			
		0: Doze mode is off			
		1: Doze mode is on			
1:0	LPM	Low Power Mode. Specifies which low-power mode will be entered when	RW		
		SLEEP instruction is executed.			
		Bit 1~0:			
		00: IDLE mode will be entered when SLEEP instruction is executed			
		01: SLEEP mode will be entered when SLEEP instruction is executed			
		10: Reserved			
		11: Reserved			

5.3.2.2 Clock Gate Register

The Clock Gate Register (CLKGR) is a 32-bit read/write register that controls the CLOCK GATE function of peripherals. It is initialized to 0x000000000 by any reset.



CLKGR

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

CLKGR

Restrict

Restric

Restrict

Restrict

Restrict

Restrict

Restrict

Restrict


Re

Bits	Name	Description			RW
31:16	Reserved	Writes to these bits have no effect and always read as 0.			R
15:0	CLKGR	Clock gate Bits. Controls the clock supplies to some peripherals. If set,			RW
		clock supp	olies to assoc	siated devices are stopped, and registers of the	
		device ca	nnot be acces	ssed also.	
		Bit	Module	Description	
		15	UART1		
		14	UHC		
		13	IPU		
		12	DMAC		
		11	UDC	0: udc_hclk always running, don't stop	
				1: Only udc enters suspend mode, udc_hclk	
				has been stopped . if the bit is 1 and udc	
				doesn't enters suspend mode, udc_hclk	
				always runs	
		10	LCD		
		9	CIM		
		8	SADC		
		7	MSC		
		6	AIC	Affects both AC97 bitclk and I2S clock.	
		5	AIC	Affects PCLK supply of AIC.	
		4	SSI		
		3	I2C		
		2	RTC	The second counter is still counting.	
		1	TCU		
		0	UART0		



5.3.2.3 Sleep Control Register (SCR)

The Sleep Control Register is a 32-bit read/write register that specifies some special controls of SLEEP mode. It is initialized to 0x00001500 by reset.



Bits	Name	Description	RW
31	Reserved	Writes to these bits have no effect and always read as 0.	R
30	Reserved	Writes to these bits have no effect and always read as 0.	R
31:16	Reserved	Writes to these bits have no effect and always read as 0.	R
15:8	O1ST	12MHz Oscillator Stabilize Time. This filed specifies the 12Mhz oscillator stabilize time by unit of 16 RTCCLK periods (oscillator stable	RW
		time O1ST \times 16 / 32768) cycles. It is initialized to H'15.	
7	SPENDH	Force UHC phy to enter suspend mode.	RW
		0: UHC phy hasn't forced to entered SUSPEND mode	
		1: UHC phy has forced to entered SUSPEND mode	
6	SPENDN	force UDC phy to enter suspend mode.	RW
		0: UDC phy has forced to entered SUSPEND mode	
		1: UDC phy hasn't forced to entered SUSPEND mode	
5	Reserved	Writes to these bits have no effect and always read as 0.	R
4	O1SE	12MHz Oscillator Sleep Mode Enable. This filed controls the state of the	RW
		12Mhz oscillator in Sleep mode.	
		0: 12M oscillator is disabled in Sleep mode	
		1: 12M oscillator is enabled in Sleep mode	
3:0	Reserved	Writes to these bits have no effect and always read as 0.	R

5.3.3 Doze Mode

Firstly, software should set the DUTY bits of LCR. Then set DOZE bit of LCR to 1 to enter doze mode. When slot controller of PMC indicates that the CPU clock's time-slot has expired, CPU is halted but its register contents are retained. During doze mode, program can modify clock duty-cycle according to core resource requirement. Clock control is in increments of approximately 3% (1/31).

Doze is exited by software, interrupt, reset or SLEEP instruction.



5.3.4 IDLE Mode

In normal or mode, when LPM bits in LCR are 0 and SLEEP instruction is executed, the processor enters idle mode. CPU is halted but its register contents are retained All critical application must be finished and peripherals must be configured to generate interrupts when they need CPU attention.

The procedure of entering sleep mode is shown blow:

- 1 Set LPM bits in LCR to 0.
- 2 Executes SLEEP instruction.
- 3 When current operation of CPU core has finished and CPU core is idle, CCLK supply to CPU core is stopped.

IDLE mode is exited by an interrupt (IRQ or on-chip devices) or a reset.

5.3.5 SLEEP Mode

In normal mode, when LPM bits in LCR is 1 and SLEEP instruction is executed, the processor enter SLEEP mode. CPU and on-chip devices are halted, except some wakeup-logic. PLL is shut off. Clock output from CKO pin is also stopped. SDRAM content is preserved by driving into self-refresh state. CPU registers and on-chip devices registers contents are retained.

Before enter SLEEP mode, software should ensure that all peripherals are not running. The procedure of entering SLEEP mode is shown blow:

- Set LPM bit in LCR to 1.
- 2 Execute a SLEEP instruction.
- When current access on system bus complete, the arbiter will not grant any following request. EMC will drive SDRAM from auto-refresh mode to self-refresh mode.
- 4 When system bus is idle state and SDRAM is self-refresh mode, internal clock supplies are stopped.

SLEEP mode can be exited by an interrupt (IRQ or on-chip devices), WDT reset or a poweron reset via the RESETP pin.



5.4 Reset Control Module


5.4.1 Register Description

All RCM register 32bit access address is physical address.

Name	description	RW	Initial Value	Address	Access Size
RSR	Reset Status Register	RW	0x???????	0x10000008	32

5.4.1.1 Reset Status Register (RSR)

The Reset Status Register (RSR) is a 32-bit read/write register which records last cause of reset. Each RSR bit is set by a different source of reset. Please refer to Reset Sequence Control for reset sources description.



Bits	Name	Description	RW
31:2	Reserved	Writes to these bits have no effect and always read as 0.	R
1	WR	WDT Reset. When a WDT reset is detected, WR is set and remains set	RW
		until software clears it or another reset occurs. This bit can only be written	
		with 0. Write with 1 will be ignored.	
		0: WDT reset has not occurred since the last time the software clears this	
		bit	
		1: WDT reset has occurred since the last time the software clears this bit	
0	PR	Power On Reset. When a poweron reset via PRESET pin is detected, PR	RW
		is set and remains set until software clears it or another reset occurs. This	
		bit can only be written with 0. Write with 1 is ignored.	
		0: Power on reset has not occurred since the last time the software clears	
		this bit	
		1: Power on reset has occurred since the last time the software clears	
		this bit	

5.4.2 Power On Reset

Power on reset is generated when PRESET pin is driven to low. Internal reset is asserted immediately. All pins return to their reset states.



PRESET pin must be held low until power stabilizes and the 12MHz oscillator stabilize. CPU and peripherals are clocked by 12MHz oscillator output directly. PLL is reset to off state. All internal modules are initialized to their predefined reset states.

5.4.3 WDT Reset

WDT reset is generated when WDT overflow. Internal reset is asserted within two RTCCLK cycles. All pins return to their reset states.

Then WDT reset source is cleared because of internal reset. The internal reset is asserted for about 10 milliseconds. CPU and peripherals are clocked by 12MHz oscillator output directly. PLL is reset to off state.



6 Real-Time Clock (RTC)

6.1 Overview

The Real-Time Clock (RTC) unit can be operated in either chip main power is on or the main power is down but the RTC power is still on. In this case, the RTC power domain consumes only a few micro watts power.

The RTC contains a 32768Hz oscillator, the real time and alarm logic, and the power down and wakeup control logic.

6.1.1 Features

RTC module has following features:

- Embedded 32768Hz oscillator for 32k clock generation with an external 32k crystal
- 32-bits second counter
- Programmable and adjustable counter to generate accurate 1 Hz clock
- Alarm interrupt, 1Hz interrupt
- Stand alone power supply, work in hibernating mode
- Power down controller
- Alarm wakeup
- External pin wakeup with up to 2s glitch filter

6.1.2 Signal Descriptions

RTC has 5 signal IO pins and 1 power pin. They are listed and described in.

Pin Names	Pin Loc	Ю	IO Cell Char.	Pin Description	Power
RTCLK		Al	32768Hz	RTCLK: 32768 clock input or OSC input	VDD _{RTC}
RTCLKO		АО		RTCLKO: OSC output	VDD _{RTC}
PWRON_		AO	~2mA, Open-Draw	PWRON_: Power on/off control of main power	VDD _{RTC}
WKUP_ PD29		AI AI	Schmitt	WKUP_: Wake signal after main power down PD29: GPIO group D bit 29, input/interrupt only	VDD _{RTC}
PPRST_		Al	Schmitt	PPRST_: RTC power on reset and RESET-KEY reset input	VDD _{RTC}
VDDRTC		Р		VDDRTC: 3.3V power for RTC and hibernating mode controlling that never power down	-



RTCLK/RTCLKO pins: We have an embedded oscillator for 32768Hz crystal. These two pins are the crystal XTALI and XTALO connection pins. If an input clock is used instead, please input it to RTCLKO pin.

PWRON_ pin: this pin is used to control the main power on/off. Output low voltage means on and high-Z means off.

WKUP_ pin: hibernating mode wakeup input.

PPRST_ pin: This pin should be set to low voltage only in two cases.

- When RTC power is turned on (so that whole chip is power on)
- A RESET-KEY is pressed

Don't set this pin to low voltage when wakeup from hibernating mode. When entering/exiting to/from hibernating mode (in another word, in main power up/down procedure), please avoid putting both WKUP_ and PPRST_ in low voltage. Because the RTC registers, for instance, the second counter and others may be changed.



6.2 Register Description

Table 6-1 Registers for real time clock

Name	Description	RW	Reset Value	Address	Access Size
RTCCR	RTC Control Register	RW	0x00000081 ^{[1][2]}	0x10003000	32
RTCSR	RTC Second Register	RW	0x???????	0x10003004	32
RTCSAR	RTC Second Alarm Register	RW	0x???????	0x10003008	32
RTCGR	RTC Regulator Register	RW	0x0??????	0x1000300C	32

NOTES:

- 1 Unless otherwise stated, the reset value is for PPRST_ and Hibernating wakeup reset. WDT reset doesn't change the value.
- 2 The reset value can be either of 0x00000081, 0x00000091, 0x00000089, 0x00000099.

Table 6-2 Registers for hibernating mode

Name	Description	RW	Reset Value	Address	Access Size
HCR	Hibernate Control Register	RW	0x00000000 ^[1]	0x10003020	32
HWFCR	Wakeup filter counter Register in Hibernate mode	RW	0x0000???0	0x10003024	32
HRCR	Hibernate reset counter Register in Hibernate mode	RW	0x00000??0	0x10003028	32
HWCR	Wakeup control Register in Hibernate mode	RW	0x00000000 ^[1]	0x1000302C	32
HWRSR	Wakeup Status Register in Hibernate mode	RW	0x00000000 ^[1]	0x10003030	32
HSPR	Scratch pattern register	RW	0x???????	0x10003034	32

NOTE:


[1]: Unless otherwise stated, the reset value is for PPRST_ and Hibernating wakeup reset. WDT reset doesn't change the value.

All these registers, include those for real time clock and for hibernating mode control, except otherwise stated, are implemented in 32k clock domain. When write to these registers, it needs about $35 \sim 65$ us to actually change the register's value and allow the next write access. A bit RTCCR.WRDY is used to indicate it. When RCR.WRDY is 1, it means the previous write is finished, a right value can be read from the target register, and a new write access can be issued. So before any write access, please make sure RCR.WRDY = 1.



6.2.1 RTC Control Register (RTCCR)

RTCCR contains bits to configure the real time clock features. Unless otherwise stated, the reset value is for PPRST_ and Hibernating wakeup reset. WDT reset doesn't change the value.



NOTE:

These bits are reset in all resets: PPRST_input pin reset, hibernating reset and WDT reset.


Bits	Name	Description I									
31:7	Reserved	Writes to thes	e bits have no effect and always read as 0.	R							
7	WRDY	Write ready fla	g. It is 0 when a write is currently processing and the value	R							
		has not been	written to the writing target register. No write to any RTC								
		registers can l	be issued in this case, or the result is undefined. The read								
		value from the	target register is also undefined. The reading is								
		meaningful an	ningful and another write can be issued when it is 1. Please								
		reference to d	escriptions in 0 for some more details. This bit is read only								
		and write to it	is ignored.								
6	1HZ	1Hz flag. This	flag. This bit is set by hardware once every 1 second through the								
		1Hz pulse if th	e real time clock is enabled (RTCCR.RTCE = 1). This bit								
		can be cleared	by software. Write 1 to this bit is ignored. Writing to this bit								
		takes effect in	mediately without delay.								
5	1HZIE	1Hz interrupt	enable. Writing to this bit takes effect immediately without	RW							
		delay.									
		1HZIE	Description								
		0	1Hz interrupt is disabled								
		1	1Hz interrupt is enabled. RTC issues interrupt when								
			1HZ bit is set								
4	AF	Alarm flag. Th	is bit is set by hardware when alarm match (RTCSR =	RW							
		RTCSAR) is for	ound and alarm is enabled (RTCCR.AE = 1) and the real								
		time clock is e	nabled (RTCCR.RTCE = 1). This bit can be cleared by								
		software. Writ	e 1 to this bit is ignored. Writing to this bit takes effect								
		immediately.	mediately.								
3	AIE	Alarm interrup	t enable.	RW							
		AIE	Description								
		0	0 Alarm interrupt is disabled								
		1	Alarm interrupt is enabled. RTC issues interrupt								



				when AF is set	
2	AE	Ala	arm enable.		RW
			AE	Description	
			0	Alarm function is disabled	
			1	Alarm function is enabled	
1	Reserved	Wr	ites to these	bits have no effect and always read as 0.	R
0	RTCE	Re	al time clock	c enable.	RW
			RTCE	Description	
			0	Real time clock function is disabled	
			1	Real time clock function is enabled	


6.2.2 RTC Second Register (RTCSR)

RTCSR is a 32-bit width second counter. It can be read and write by software. It is increased by 1 at every 1Hz pulse if the real time clock is enabled (RTCCR.RTCE = 1). When read, it should be read continued more than once and take the value if the adjacent results are the same. RTCSR is not initialized by any reset.



6.2.3 RTC Second Alarm Register (RTCSAR)

RTCSAR serves as a second alarm register. Alarm flag (RTCCR.AF) is set to 1 when the RTCSR equals the RTCSAR in the condition of alarm is enabled (RTCCR.AE = 1) and the real time clock is enabled (RTCCR.RTCE = 1). RTCSAR can be read and write by software and is not initialized by any reset.





6.2.4 RTC Regulator Register (RTCGR)

RTCGR is serves as the real time clock regulator, which is used to adjust the interval of the 1Hz pulse.

	RT	CG	R																										0 x	100	030	0C
Bit	31	30	29	28	27	26	25	24	23	22	21 2	0	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LOCK	Reserved ADJC														NC ²	1HZ	7														
RST	0[1]	0	0	0	0	0	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?


NOTE:

This bit is reset in all resets: PPRST_ input pin reset, hibernating reset and WDT reset.

Bits	Name		Description								
31	LOCK	Lock bit. This	ock bit. This bit is used to safeguard the validity of the data written into								
		the RTCGR re	gister. Once it is set, write to RTCGR is ignored. This b	oit							
		can only be se	t by software and cleared by (any type of) resets.								
		LOCK	Description								
		0	0 Write to RTCGR is allowed								
		1	1 Write to RTCGR is forbidden								
30:26	Reserved	Writes to these	Vrites to these bits have no effect and always read as 0.								
25:16	ADJC	This field spec	ifies how many times it needs to add one 32kHz cycle for	RW							
		the 1Hz pulse	interval in every 1024 1Hz pulses. In other word, among								
		every 1024 1H	z pulses, ADJC number of them are trigged in every								
		(NC1HZ + 2) 3	2kHz clock cycles, (1024 – ADJC) number of them are								
		trigged in ever	igged in every (NC1HZ + 1) 32kHz clock cycles.								
15:0	NC1HZ	This field spec	is field specifies the number plus 1 of the working 32kHz clock cycles								
		are contained i	e contained in the 1Hz pulse interval. In other word, 1Hz pulse is trigged								
		every (NC1HZ	+ 1) 32kHz clock cycles, if RTCGR.ADJC = 0.								

6.2.5 Hibernate Control Register (HCR)

HCR contains the bit to control the main chip power on/off. This register is reset by any reset.






Bits	Name		Description R									
31:1	Reserved	Writes to the	rites to these bits have no effect and always read as 0.									
0	PD	Power down	ower down or power on bit. Besides writing by CPU, this bit will be set to									
		1 if an unkno	if an unknown reason main power supply off is detected. This bit									
		controls the F	PWRON_ pir	n level. When co-working with some external								
		components,	ponents, this bit is used for power management of this chip. It is									
		supposed wh	upposed when 1 is written to this bit, the main power supply of the chip,									
		except RTC p	ower, will be	e shut down immediately. After this bit is set to 1,								
		all registers in	n RTC modu	lle, except RTCCR.1HZ and RTCCR.1HZIE,								
		cannot be ch	anged by wr	ite access. This bit is cleared by reset pin reset								
		and hibernati	ing reset. Th	e later one is asserted by wakeup procedure.								
		PD	PWRON_	Description								
		0	0 0 V No power down, keep power on									
		1	VDDRTC	Power down enable, turn power off								

6.2.6 HIBERNATE mode Wakeup Filter Counter Register (HWFCR)

The HIBERNATE mode Wakeup Filter Counter Register (HWFCR) is a 32-bit read/write register .It filters the glitch generated by a dedicated wakeup pin. The HRCR is initialized by PPRST_ and WDT reset.




Bits	Name	Description	RW
31:16	Reserved	Writes to these bits have no effect and always read as 0.	R
15:5	HWFCR	Wakeup pin effective minimum time in number of 32 RTCLK cycles, used	RW
		as glitch filter logic. Maximum of 2 seconds.	
4:0	Reserved	Writes to these bits have no effect and always read as 0.	R



6.2.7 Hibernate Reset Counter Register (HRCR)


The Hibernate Reset Counter Register is a 32-bit read/write register that specifies hibernate reset assertion time. The HRCR is initialized by PPRST_ and WDT reset.



Bits	Name	ne Description I					
31:12	Reserved	Writes to these bits have no effect and always read as 0.	R				
11:5	HRCR	HIBERNATE Reset waiting time. Number of 32 RTCLK cycles. Maximum	RW				
		125 ms.					
4:0	Reserved	Writes to these bits have no effect and always read as 0.	R				

6.2.8 HIBERNATE Wakeup Control Register (HWCR)

The HIBERNATE Wakeup Control Register is a 32-bit read/write register that controls real time clock alarm wake up enable. The reset value is for PPRST_ and Hibernating wakeup reset. WDT reset doesn't change the value.




Bits	Name	Description	RW
31:1	Reserved	Writes to these bits have no effect and always read as 0.	R
0	EALM	RTC Alarm wakeup enable.	RW
		0: disable	
		1: enable	



6.2.9 HIBERNATE Wakeup Status Register (HWRSR)

The HIBERNATE Wakeup Status Register is a 32-bit read/write register that reflects wakeup status bits.



NOTES:


- 1 This reset value only for PPRST . It is undefined in case of other resets.
- 2 This reset value only for HRST_. It is undefined in case of other resets.

Bits	Name		Description	RW							
31:6	Reserved	Writes to the	Writes to these bits have no effect and always read as 0.								
5	HR	Hibernate Re	Hibernate Reset. When a Hibernate reset detected, HR is set and								
		remains set ι	emains set until software clears it or another reset occurs. This bit can								
		only be writte	nly be written with 0. Write with 1 is ignored.								
		HR	Description								
		0	Hibernate reset has not occurred since the last time the								
			software clears this bit								
		1	Hibernate reset has occurred since the last time the								
			software clears this bit								
4	PPR	PAD PIN Res	PAD PIN Reset. When a PPRST_ is detected, PPR is set and remains set								
		until software	until software clears it or another reset occurs. This bit can only be written								
		with 0. Write	with 0. Write with 1 is ignored.								
		PPR	Description								
		0	PPRST_reset has not occurred since last time the								
			software clears this bit								
		1	PPRST_ reset has occurred since last time the software								
			clears this bit								
3:2	Reserved	Writes to the	se bits have no effect and always read as 0.	R							
1	PIN	Wakeup Pin	Status bit. The bit is cleared when chip enters hibernating	RW							
		mode. It is se	et when exit the hibernating mode by wakeup pin. This bit can								
		only be writte	only be written with 0. Write with 1 is ignored.								
0	ALM	RTC Alarm S	Status bit. The bit is cleared when chip enters hibernating	RW							
		mode. It is se	et when exit the hibernating mode by alarm. This bit can only								
		be written wit	th 0. Write with 1 is ignored.								



6.2.10 Hibernate Scratch Pattern Register (HSPR)

This is a scratch register used to hold a pattern. The software can check the pattern is kept to know whether RTC power has ever been down and whether it is needed to setup the real time clock.



Bits	Name	Description	RW
31:0	PAT	The pattern.	RW



6.3 Time Regulation

Because of the inherent inaccuracy of crystal and other variables, the time counter may be inaccurate. This requires a slight adjustment. The application processor, through the RTCGR, lets you adjust the 1Hz time base to an error of less than 1ppm. Such that if the Hz clock were set to be 1Hz, there would be an error of less than 5 seconds per month.

To determine the value programmed into the RTCGR, you must first measure the output frequency at the oscillator multiplex (approximately 32 kHz) using an accurate time base, such as a frequency counter. This clock is externally visible by selecting the alternate function of GPIO[?]

To gain access to the clock, program this pin as an output and then switch to the alternate function. To trim the clock, divide the output of the oscillator by an integer value and fractional adjust it by periodically deleting clocks from the stream driving this integer divider.

After the true frequency of the oscillator is known, it must be split into integer and fractional portions. The integer portion of the value (minus one) is loaded into the DIV field of the RTCGR.

The fractional part of the adjustment is done by periodically deleting clocks from the clock stream driving the Hz divider. The trim interval period is hardwired to be 1024 1Hz clock cycles (approximately 17 minutes). The number of clocks (represented by ADC field of RTCGR) are deleted from the input clock stream per trim interval. If ADC is programmed to be zero, then no trim operations occur and the RTC is clocked with the raw 32 kHz clock. The relationship between the Hz clock frequency and the nominal 32 kHz clock (f1 and f32K, respectively) is shown in the following equation.

$$f1 = \frac{2^{10} \times (DIV + 1)}{2^{10} \times (DIV + 1) + ADC} \times \frac{f32k}{DIV + 1}$$

f1 = actual frequency of 1Hz clock

f32k = frequency of either 32.768KHz crystal output or 3.6864MHz crystal output further divided down to 32.914KHz



6.3.1 HIBERNATE Mode

When Software writes 1 to PD bit of HCR, the system at once enters HIBERNATE mode. The powers of CORE and IO are disconnected by PWRON_pin, no power consumption to core and IO. When a wakeup event occurs, the core enters through a hibernate reset. Only CPM wake up logic and RTC is operating in HIBERNATE mode.

6.3.1.1 Procedure to Enter HIBERNATE mode

Before enter HIBERNATE mode, software must complete following steps:

- 1 Finish the current operation and preserve all data to flash.
- 2 Configure the wake-up sources properly by configure HWCSR.
- 3 Set HIBERNATE MODE. (Set PD bit in HCR to 1.)

6.3.1.2 Procedure to Wake-up from HIBERNATE mode

- 1 The internal hibernate reset signal will be asserted if one of the wake-up sources is issued.
- 2 Check RSR to determine what caused the reset.
- 3 Check PIN/ALM bits of HWCSR in order to know whether or not the power-up is caused by which wake-up from HIBERNATE mode.
- 4 Configure the SDRAM memory controller.
- 5 Recover the data from flash.



7 Interrupt Controller

7.1 Overview

This chapter describes the interrupt controller included in the XBurst Processor, explains its modes of operation, and defines its registers. The interrupt controller controls the interrupt sources available to the processor and contains the location of the interrupt source to allow software to determine source of all interrupts. It also determines whether the interrupts cause an IRQ to occur and masks the interrupts.

Features:

- Total 32 interrupt sources
- Each interrupt source can be independently enabled
- Priority mechanism to indicate highest priority interrupt
- All the registers are accessed by CPU
- Unmasked interrupts can wake up the chip in sleep mode



7.2 Register Description

Table 7-1 INTC Register lists the registers of Interrupt Controller. All of these registers are 32bit, and each bit of the register represents or controls one interrupt source that list in Table 7-1 INTC Register.

All INTC register 32bit access address is physical address.

Table 7-1 INTC Register

Name	Description	RW	Reset Value	Address	Acces s Size
ICSR	Interrupt controller Source Register	R	0x00000000	0x10001000	32
ICMR	Interrupt controller Mask Register	RW	0xFFFFFFF	0x10001004	32
ICMSR	Interrupt controller Mask Set Register	W	0x???????	0x10001008	32
ICMCR	Interrupt controller Mask Clear Register	W	0x???????	0x1000100C	32
ICPR	Interrupt controller Pending Register	R	0x00000000	0x10001010	32

7.2.1 Interrupt Controller Source Register (ICSR)

This register contains all the interrupts' status. A "1" indicates that the corresponding interrupt is pending. A "0" indicates that the interrupt is not pending now. The register is read only.


	ICS	R																											0x	100	010	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved	ГСБ	IPU	GPI00	GPI01	GPI02	GPI03	ODC	TCU0	TCU1	TCU2	DMA	Reserved	AIC	CIM	ISS	RTC	MSC	Reserved	SADC	Reserved	Reserved	UART0	Reserved	Reserved	Reserved	Reserved	Reserved	OHC	EMC	12C	Reserved
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits Of ICSR	Description
0	The corresponding interrupt source is not pending.
1	The corresponding interrupt source is pending.



7.2.2 Interrupt Controller Mask Register (ICMR)


This register is used to mask the interrupt input sources and defines which active sources are allowed to generate interrupt requests to the processor. Its value can be changed either by writing ICMSR and ICMCR or by writing itself. The masked interrupts are invisible to the processor.



Bits Of ICMR	Description
0	The corresponding interrupt is not masked.
1	The corresponding interrupt is masked.

7.2.3 Interrupt Controller Mask Set Register (ICMSR)


This register is used to set bits in the interrupt mask register. This register is write only.



Bits Of ICMSR	Description
0	Ignore.
1	Will set the corresponding interrupt mask bit.

7.2.4 Interrupt Controller Mask Clear Register (ICMCR)

This register is used to clear bits in the interrupt mask register. This register is write only.





Bits Of ICMCR	Description
0	Ignore.
1	Will clear the corresponding interrupt mask bit.

7.2.5 Interrupt Controller Pending Register (ICPR)

This register contains the status of the interrupt sources after masking. This register is read only.

	ICF	R																											0 x	100	010	010
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved	CCD	IPU	0OId9	GPI01	GPI02	GPI03	Dan	1CU0	TCU1	TCU2	DMA	Reserved	AIC	CIM	ISS	RTC	MSC	Reserved	SADC	Reserved	Reserved	UART0	Reserved	Reserved	Reserved	Reserved	Reserved	UHC	EMC	12C	Reserved
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits Of ICPR	Description
0	The corresponding interrupt is not active or is masked.
1	The corresponding interrupt is active and is not masked to the processor.

NOTE: Reserved bits in ICMR, ICMSR and ICMCR are normal bits to be written into and read out. Reserved bits in ICSR and ICPR are read-only and always 0.



7.3 Software Considerations

The interrupt controller is reflecting the status of interrupts sources in the peripheral.

Software should perform the task - determine the interrupt source from in ICPR. In this chip, pending interrupts have two levels in structure. Interrupting module in the system that contains more than one interrupt sources need software to determine how to service it by reading interrupt status registers within it.

In the interrupt handler, the serviced interrupt source needs to be cleared in the interrupting device. In order to make certain the cleared source request status has been reflected at the corresponding ICPR bit, software should wait enough time before exiting interrupt state.

The procedure is described following:

- 1 Interrupt generated.
- 2 CPU query interrupt sources, saves the current environment and then goes to interrupt common service routine.
- 3 Get ICPR.
- 4 Find the highest priority interrupt and vector it. (The software decides which one has the highest priority)
- 5 Mask the chosen interrupt by writing the register ICMSR.
- 6 Enable the system interrupt to allow the interrupt nesting.(software decided)
- 7 Execute the interrupt handler and unmask it by writing the register ICMCR when exit the handler
- 8 CPU restores the saved environment and exits the interrupt state.



8 Timer/Counter Unit

8.1 Overview

The TCU (Timer/Counter with PWM output) contains 8 channels of 16-bit programmable timers (timers 0 to 7). They can be used as Timer or PWM.

TCU has the following features:

- Six independent channels, each consisting of
 - Counter
 - Data register (FULL and HALF)
 - Control register
- Independent clock for each counter, selectable by software
 - PCLK, EXTAL and RTCCLK can be used as the clock for counter
 - The division ratio of the clock can be set to 1, 4, 16, 64, 256 and 1024 by software
- FULL interrupt and HALF interrupt can be generated for each channel using the compare data registers
 - Timer 0 and Timer 1 have separated interrupt
 - Timer 2-7 has one interrupt in common
 - Timer 0-7 can be used as PWM (Set the initial signal level)



8.2 Pin Description

Table 8-1 PWM Pins Description

Name	I/O	Description
PWM [7:0]	Output	PWM channel output signals.



8.3 Register Description

In this section, we will describe the registers in timer. Following table lists all the registers definition. All timer register's 32bit address is physical address. And detailed function of each register will be described below.

Name	Description	RW	Reset Value	Address	Access Size
TSR	Timer STOP Register	R	0x00	0x1000201C	8
TSSR	Timer STOP Set Register	W	0x00	0x1000202C	8
TSCR	Timer STOP Clear Register	W	0x00	0x1000203C	8
TER	Timer Counter Enable Register	R	0x00	0x10002010	8
TESR	Timer Counter Enable Set Register	W	0x??	0x10002014	8
TECR	Timer Counter Enable Clear Register	W	0x??	0x10002018	8
TFR	Timer Flag Register	R	0x00000000	0x10002020	32
TFSR	Timer Flag Set Register	W	0x???????	0x10002024	32
TFCR	Timer Flag Clear Register	W	0x???????	0x10002028	32
TMR	Timer Mask Register	R	0x00000000	0x10002030	32
TMSR	Timer Mask Set Register	W	0x???????	0x10002034	32
TMCR	Timer Mask Clear Register	W	0x???????	0x10002038	32
TDFR0	Timer Data FULL Register 0	RW	0x????	0x10002040	16
TDHR0	Timer Data HALF Register 0	RW	0x????	0x10002044	16
TCNT0	Timer Counter 0	RW	0x????	0x10002048	16
TCSR0	Timer Control Register 0	RW	0x0000	0x1000204C	16
TDFR1	Timer Data FULL Register 1	RW	0x????	0x10002050	16
TDHR1	Timer Data HALF Register 1	RW	0x????	0x10002054	16
TCNT1	Timer Counter 1	RW	0x????	0x10002058	16
TCSR1	Timer Control Register 1	RW	0x0000	0x1000205C	16
TDFR2	Timer Data FULL Register 2	RW	0x????	0x10002060	16
TDHR2	Timer Data HALF Register 2	RW	0x????	0x10002064	16
TCNT2	Timer Counter 2	RW	0x????	0x10002068	16
TCSR2	Timer Control Register 2	RW	0x0000	0x1000206C	16
TDFR3	Timer Data FULL Register 3	RW	0x????	0x10002070	16
TDHR3	Timer Data HALF Register 3	RW	0x????	0x10002074	16
TCNT3	Timer Counter 3	RW	0x????	0x10002078	16
TCSR3	Timer Control Register 3	RW	0x0000	0x1000207C	16
TDFR4	Timer Data FULL Register 4	RW	0x????	0x10002080	16
TDHR4	Timer Data HALF Register 4	RW	0x????	0x10002084	16
TCNT4	Timer Counter 4	RW	0x????	0x10002088	16
TCSR4	Timer Control Register 4	RW	0x0000	0x1000208C	16
TDFR5	Timer Data FULL Register 5	RW	0x????	0x10002090	16
TDHR5	Timer Data HALF Register 5	RW	0x????	0x10002094	16




TCNT5	Timer Counter 5	RW	0x????	0x10002098	16
TCSR5	Timer Control Register 5	RW	0x0000	0x1000209C	16
TDFR6	Timer Data FULL Register 6	RW	0x????	0x100020A0	16
TDHR6	Timer Data HALF Register 6	RW	0x????	0x100020A4	16
TCNT6	Timer Counter 6	RW	0x????	0x100020A8	16
TCSR6	Timer Control Register 6	RW	0x0000	0x100020AC	16
TDFR7	Timer Data FULL Register 7	RW	0x????	0x100020B0	16
TDHR7	Timer Data HALF Register 7	RW	0x????	0x100020B4	16
TCNT7	Timer Counter 7	RW	0x????	0x100020B8	16
TCSR7	Timer Control Register 7	RW	0x0000	0x100020BC	16



8.3.1 Timer Control Register (TCSR)

The TCSR is a 16-bit read/write register. It contains the control bits for each channel. It is initialized to 0x00 by any reset.



Bits	Name		Description											
15:10	Reserved	These bits	always rea	ad 0, and	written are ignored.	R								
9	SD	Shut Down	(SD) the	PWM outp	out.	RW								
		0: Graceful	0: Graceful shutdown											
		1: Abrupt s	1: Abrupt shutdown											
		Graceful sh	nutdown: T	he output	level for PWM output will keep the									
		level after t	the compa	rison mate	ch of FULL.									
		Abrupt shu	tdown: Th	e output le	evel for PWM output will keep the level.									
8	INITL	Selects an	initial outp	out level fo	or PWM output.	RW								
		1: High												
		0: Low												
7	PWM_EN	PWM outp	PWM output pin control bit.											
		1: PWM pir	n output er	nable										
		0: PWM pir	D: PWM pin output disable, and the PWM pin will be set to the initial											
		level ac	level according to INITL											
6	Reserved	These bits	always rea	ad 0, and	written are ignored.	R								
5:3	PRESCALE	These bits	select the	TCNT co	unt clock frequency. Don't change this	RW								
		field when	the channe	el is runnii	ng.									
		Bit 2	Bit1	Bit 0	Description									
		0	0	0	Internal clock: CLK/1									
		0	0	1	Internal clock: CLK/4									
		0	1	0	Internal clock: CLK/16									
		0	1	1	Internal clock: CLK/64									
		1	0	0	Internal clock: CLK/256									
		1	1 0 1 Internal clock: CLK/1024											
		110~111	110~111 Reserved											
2	EXT_EN	Select EXT	TAL as the	timer cloc	k input.	RW								
		1: Enable												




		0: Disable	
1	RTC_EN	Select RTCCLK as the timer clock input.	RW
		1: Enable	
		0: Disable	
0	PCK_EN	Select PCLK as the timer clock input.	RW
		1: Enable	
		0: Disable	

NOTE: The input clock of timer and the PCLK should keep to the rules as follows:

Input clock of timer: IN_CLK	Clock generated from the frequency divider						
	(PRESCALE): DIV_CLK						
PCK_EN == 0, RTC_EN == 1 and EXT_EN == 0	$f_{DIV_CLK} < \frac{1}{2} f_{PCLK}$						
(IN_CLK = RTCCLK)							
PCK_EN == 0, RTC_EN == 0 and EXT_EN == 1	f _{DIV_CLK} < ½ f _{PCLK}						
(IN_CLK = EXTAL)							
PCK_EN == 1, RTC_EN == 0 and EXT_EN == 0	ANY						
(IN_CLK = PCLK)							

8.3.2 Timer Data FULL Register (TDFR)


The comparison data FULL registers TDFR is used to store the data to be compared with the content of the up-counter TCNT. This register can be directly read and written. (Default: indeterminate)






8.3.3 Timer Data HALF Register (TDHR)

The comparison data HALF registers TDHR is used to store the data to be compared with the content of the up-counter TCNT. This register can be directly read and written. (Default: indeterminate)



8.3.4 Timer Counter (TCNT)


TCNT is a 16-bit read/write register. The up-counter TCNT can be reset to 0 by software and counts up using the prescaler output clock. When TCNT count up to equal to TDFR, it will reset to 0 and continue to count up. The data can be read out at any time. The counter data can be written at any time. This makes it possible to change the interrupt and/or clock output cycles temporarily. (Default: indeterminate)





8.3.5 Timer Counter Enable Register (TER)

The TER is an 8-bit read-only register. It contains the counter enable control bits for each channel. It is initialized to 0x00 by any reset. It can only be set by register TESR and TECR. Since the timer enable control bits are located in the same addresses, two or more timers can be started at the same time.




Bits	Name	Description	RW
7	TCEN 7	Enable the counter in timer 7.	R
		1: Begin counting up	
		0: Stop counting up	
6	TCEN 6	Enable the counter in timer 6.	R
		1: Begin counting up	
		0: Stop counting up	
5	TCEN 5	Enable the counter in timer 5.	R
		1: Begin counting up	
		0: Stop counting up	
4	TCEN 4	Enable the counter in timer 4.	R
		1: Begin counting up	
		0: Stop counting up	
3	TCEN 3	Enable the counter in timer 3.	R
		1: Begin counting up	
		0: Stop counting up	
2	TCEN 2	Enable the counter in timer 2.	R
		1: Begin counting up	
		0: Stop counting up	
1	TCEN 1	Enable the counter in timer 1.	R
		1: Begin counting up	
		0: Stop counting up	
0	TCEN 0	Enable the counter in timer 0.	R
		1: Begin counting up	
		0: Stop counting up	



8.3.6 Timer Counter Enable Set Register (TESR)

The TCCSR is an 8-bit write-only register. It contains the counter enable set bits for each channel. Since the timer enable control set bits are located in the same addresses, two or more timers can be started at the same time.




Bits	Name	Description	RW
7	TCST 7	Set TCEN 7 bit of TER.	W
		1: Set TCEN 7 bit to 1	
		0: Ignore	
6	TCST 6	Set TCEN 6 bit of TER.	W
		1: Set TCEN 6 bit to 1	
		0: Ignore	
5	TCST 5	Set TCEN 5 bit of TER.	W
		1: Set TCEN 5 bit to 1	
		0: Ignore	
4	TCST 4	Set TCEN 4 bit of TER.	W
		1: Set TCEN 4 bit to 1	
		0: Ignore	
3	TCST 3	Set TCEN 3 bit of TER.	W
		1: Set TCEN 3 bit to 1	
		0: Ignore	
2	TCST 2	Set TCEN 2 bit of TER.	W
		1: Set TCEN 2 bit to 1	
		0: Ignore	
1	TCST 1	Set TCEN 1 bit of TER.	W
		1: Set TCEN 1 bit to 1	
		0: Ignore	
0	TCST 0	Set TCEN 0 bit of TER.	W
		1: Set TCEN 0 bit to 1	
		0: Ignore	



8.3.7 Timer Counter Enable Clear Register (TECR)

The TECR is an 8-bit write-only register. It contains the counter enable clear bits for each channel. Since the timer enable clear bits are located in the same addresses, two or more timers can be stop at the same time.




Bits	Name	Description	RW
7	TCCL 7	Set TCEN 7 bit of TER.	W
		1: Set TCEN 7 bit to 0	
		0: Ignore	
6	TCCL 6	Set TCEN 6 bit of TER.	W
		1: Set TCEN 6 bit to 0	
		0: Ignore	
5	TCCL 5	Set TCEN 5 bit of TER.	W
		1: Set TCEN 5 bit to 0	
		0: Ignore	
4	TCCL 4	Set TCEN 4 bit of TER.	W
		1: Set TCEN 4 bit to 0	
		0: Ignore	
3	TCCL 3	Set TCEN 3 bit of TER.	W
		1: Set TCEN 3 bit to 0	
		0: Ignore	
2	TCCL 2	Set TCEN 2 bit of TER.	W
		1: Set TCEN 2 bit to 0	
		0: Ignore	
1	TCCL 1	Set TCEN 1 bit of TER.	W
		1: Set TCEN 1 bit to 0	
		0: Ignore	
0	TCCL 0	Set TCEN 0 bit of TER.	W
		1: Set TCEN 0 bit to 0	
		0: Ignore	



8.3.8 Timer Flag Register (TFR)

The TFR is a 32-bit read-only register. It contains the comparison match flag bits for all the channels. It can also be set by register TFSR and TFCR. It is initialized to 0x00000000 by any reset.



Bits	Name	Description						
31:24	Reserved	These bits always read 0, and written are ignored.	R					
23:16	HFLAG 7~0	F comparison match flag. (TCNT = TDHR)						
		1: Comparison match						
		0: Comparison not match						
15:8	Reserved	These bits always read 0, and written are ignored.	R					
7:0	FFLAG 7~0	FULL comparison match flag. (TCNT = TDFR)	R					
		1: Comparison match						
		0: Comparison not match						

8.3.9 Timer Flag Set Register (TFSR)

The TFSR is a 32-bit write-only register. It contains the comparison match flag set bits for all the channels.

	TF	SR																										0x1	000)20	24
Bit	31	30	29	28 2	7 2	6 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11 1	10	9	8	7	6	5	4	3	2	1	0
				Reserved				HFST 7	HFST 6	HFST 5	HFST 4	HFST 3	HFST 2	HFST 1	HFST 0				Reserved					FFST 7	FFST 6	FFST 5	FFST 4	FFST 3	FFST 2	FFST 1	FFST 0
RST	?	?	?	? '	? 1	? ?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?


Bits	Name	Description							
31:22	Reserved	-	-						
23:16	HFST 7~0	Set HFLAG n bit of TFR.	W						
		1: Set HFLAG n bit to 1							
		0: Ignore							
15:8	Reserved	-	-						
7:0	FFST 7~0	Set FFLAG n bit of TFR.	W						



	1: Set FFLAG n bit to 1	
	0: Ignore	

8.3.10 Timer Flag Clear Register (TFCR)

The TFCR is a 32-bit write-only register. It contains the comparison match flag clear bits for all the channels.



Bits	Name	Description	RW
31:24	Reserved	-	-
23:16	HFCL 7~0	Set HFLAG n bit of TFR.	W
		1: Set FFLAG n bit to 0	
		0: Ignore	
15:8	Reserved	-	-
7:0	FFCL 7~0	Set FFLAG n bit of TFR.	W
		1: Set FFLAG n bit to 0	
		0: Ignore	

8.3.11 Timer Mask Register (TMR)

The TMR is a 32-bit read-only register. It contains the comparison match flag bits for all the channels. It is initialized to 0x00000000 by any reset. It can only be set by register TMSR and TMCR.

	TM	R																											0x1	000	20:	30
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				P000000	אַפָּאַכּוּ אַפָּאַ				HMASK 7	HMASK 6	HMASK 5	HMASK 4	HMASK 3	HMASK 2	HMASK 1	HMASK 0				7 9 9	Keserved				FMASK 7	FMASK 6	FMASK 5	FMASK 4	FMASK 3	FMASK 2	FMASK 1	FMASK 0
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:24	Reserved	These bits always read 0, and written are ignored.	R
23:16	HMASK 7~0	HALF comparison match interrupt mask.	R



		1: Comparison match interrupt mask	
		0: Comparison match interrupt not mask	
15:8	Reserved	These bits always read 0, and written are ignored.	R
7:0	FMASK 7~0	FULL comparison match interrupt mask.	R
		1: Comparison match interrupt mask	
		0: Comparison match interrupt not mask	

8.3.12 Timer Mask Set Register (TMSR)

The TMSR is a 32-bit write-only register. It contains the comparison match flag set bits for all the channels.


	TM	SR																											0x1	000)20	34
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				0000000	D > D				HFST 7	HFST 6	HFST 5	HFST 4	HFST 3	HFST 2	HFST 1	HFST 0				Doynoud	מפא ושפשע				FFST 7	FFST 6	FFST 5	FFST 4	FFST 3	FFST 2	FFST 1	FFST 0
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	RW
31:24	Reserved	-	-
23:16	HMST 7~0	Set HMASK n bit of TMR.	W
		1: Set HMASK n bit to 1	
		0: Ignore	
15:8	Reserved	-	-
7:0	FMST 7~0	Set FMASK n bit of TMR.	W
		1: Set FMASK n bit to 1	
		0: Ignore	



8.3.13 Timer Mask Clear Register (TMCR)


The TMCR is a 32-bit write-only register. It contains the comparison match flag clear bits for all the channels.



Bits	Name	Description	RW
31:24	Reserved	-	-
25:16	HMCL 7~0	Set HMASK n bit of TMR.	W
		1: Set HMASK n bit to 0	
		0: Ignore	
15:8	Reserved	-	-
7:0	FMCL 7~0	Set FMASK n bit of TMR.	W
		1: Set FMASK n bit to 0	
		0: Ignore	

8.3.14 Timer Stop Register (TSR)

The TSR is a 32-bit read-only register. It contains the timer stop control bits for each channel and WDT timer. It is initialized to 0x00000000 by any reset. It can only be set by register TSSR and TSCR. If set, clock supplies to timer n / WDT timer is stopped, and registers of the timer/WDT cannot be accessed also.



Bits	Name	Description	RW
31:17	Reserved	These bits always read 0, and written are ignored.	R
16	WDTS	1: The clock supplies to WDT is stopped	R
		0: The clock supplies to WDT is supplied	
15:8	Reserved	These bits always read 0, and written are ignored.	R



7	STOP 7	1: The clock supplies to timer 7 is stopped	R
		0: The clock supplies to timer 7 is supplied	
6	STOP 6	1: The clock supplies to timer 6 is stopped	R
		0: The clock supplies to timer 6 is supplied	
5	STOP 5	1: The clock supplies to timer 5 is stopped	R
		0: The clock supplies to timer 5 is supplied	
4	STOP 4	1: The clock supplies to timer 4 is stopped	R
		0: The clock supplies to timer 4 is supplied	
3	STOP 3	1: The clock supplies to timer 3 is stopped	R
		0: The clock supplies to timer 3 is supplied	
2	STOP 2	1: The clock supplies to timer 2 is stopped	R
		0: The clock supplies to timer 2 is supplied	
1	STOP 1	1: The clock supplies to timer 1 is stopped	R
		0: The clock supplies to timer 1 is supplied	
0	STOP 0	1: The clock supplies to timer 0 is stopped	R
		0: The clock supplies to timer 0 is supplied	

8.3.15 Timer Stop Set Register (TSSR)

The TCSR is an 8-bit write-only register. It contains the timer stop set bits for each channel and WDT timer. Since the timer stop control set bits are located in the same addresses, two or more timers can be started at the same time.

	TS	SR																											0 x	100	020)2C
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Res	sen	/ed							WDTSS			R	ese	erve	ed			STPS 7	STPS 6	STPS 5	LPS ,	STPS 3	TPS	STPS 1	STPS 0
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	RW
31:17	Reserved	-	-
16	WDTSS	Set WDTS bit of TSR.	W
		1: Set WDTS bit to 1	
		0: Ignore	
15:8	Reserved	-	-
7	STPS 7	Set STOP 7 bit of TSR.	W
		1: Set STOP 7 bit to 1	
		0: Ignore	
6	STPS 6	Set STOP 6 bit of TSR.	W
		1: Set STOP 6 bit to 1	
		0: Ignore	


156



5	STPS 5	Set STOP 5 bit of TSR.	W
		1: Set STOP 5 bit to 1	
		0: Ignore	
4	STPS 4	Set STOP 4 bit of TSR.	W
		1: Set STOP 4 bit to 1	
		0: Ignore	
3	STPS 3	Set STOP 3 bit of TSR.	W
		1: Set STOP 3 bit to 1	
		0: Ignore	
2	STPS 2	Set STOP 2 bit of TSR.	W
		1: Set STOP 2 bit to 1	
		0: Ignore	
1	STPS 1	Set STOP 1 bit of SR.	W
		1: Set STOP 1 bit to 1	
		0: Ignore	
0	STPS 0	Set STOP 0 bit of TSR.	W
		1: Set STOP 0 bit to 1	
		0: Ignore	

8.3.16 Timer Stop Clear Register (TSCR)

The TSCR is an 8-bit write-only register. It contains the timer stop clear bits for each channel and WDT timer. Since the timer stop clear bits are located in the same addresses, two or more timers can be stop at the same time.



Bits	Name	Description	RW
31:17	Reserved	-	-
16	WDTSC	Set WDTS bit of TSR.	W
		1: Set WDTS bit to 0	
		0: Ignore	
15:8	Reserved	-	-
7	STPC 7	Set STOP 7 bit of TSR.	W
		1: Set STOP 7 bit to 0	
		0: Ignore	
6	STPC 6	Set STOP 6 bit of TSR.	W



		1: Cat CTOD 6 hit to 0	
		1: Set STOP 6 bit to 0	
		0: Ignore	
5	STPC 5	Set STOP 5 bit of TSR.	W
		1: Set STOP 5 bit to 0	
		0: Ignore	
4	STPC 4	Set STOP 4 bit of TSR.	W
		1: Set STOP 4 bit to 0	
		0: Ignore	
3	STPC 3	Set STOP 3 bit of TSR.	W
		1: Set STOP 3 bit to 0	
		0: Ignore	
2	STPC 2	Set STOP 2 bit of TSR.	W
		1: Set STOP 2 bit to 0	
		0: Ignore	
1	STPC 1	Set STOP 1 bit of TSR.	W
		1: Set STOP 1 bit to 0	
		0: Ignore	
0	STPC 0	Set STOP 0 bit of TSR.	W
		1: Set STOP 0 bit to 0	
		0: Ignore	



8.4 Operation

8.4.1 Basic Operation

The value of TDFR should be bigger than TDHR, and the minimum settings are TDHR = 0 and TDFR = 1. In this case, the timer output clock cycle is the input clock \times 1/2. If TDHR > TDFR, no comparison TFHR signal is generated.

Before the timer counter begins to count up, we need to do as follows:

If you want to use PWM you should keep TCSR.PWM_EN to be 0 before you initial TCU.

- 1 Setting TCSR.
 - a Writing TCSR.INITL to initialize PWM output level.
 - b Writing TCSR.SD to setting the shutdown mode (Abrupt shutdown or Graceful shutdown).
 - c Writing TCSR.PRESCALE to set TCNT count clock frequency.
- 2 Setting TCNT, TDHR and TDFR.
- 3 Setting TCSR.
 - a Writing TCSR.PWM_EN to set whether enable PWM or disable PWM.
 - b Writing TCSR.EXT_EN, TCSR.RTC_EN or TCSR.PCK_EN to 1 to select the input clock and enable the input clock. Only one of TCSR.EXT_EN, TCSR.RTC_EN and TCSR.PCK_EN can be set to 1.

After initialize the register of timer, we should start the counter as follows:

4 Setting the TESR.TCST bit to 1 to enable the TCNT.

NOTE: The input clock and PCLK should follow the rules advanced before.

8.4.2 Disable and Shutdown Operation


Setting the TECR.TCCL bit to 1 to disable the TCNT.

8.4.3 Pulse Width Modulator (PWM)

Timer 0~7 can be used as Pulse Width Modulator (PWM). The PWM can be used to control the back light inverter or adjust bright or contrast of LCD panel.

FULL comparison match signal and HALF comparison match signal can determine an attribute of the PWM_OUT waveform. FULL comparison match signal specifies the clock cycle for the PWM module clock. HALF comparison match signal specifies the duty ratio for the PWM module clock.





8.4.4 The flow of using TCU5

Here is the basic flow of using TCU5.

Step 1: make sure the counter clock is stop.

Set TMR.FMASK5 = 1, TMR.HMASK5 = 1; TCSR5.PRESCALE = 0; TCSR5.RTC_EN = 0, TCSR5.EXT_EN = 0, TCSR5.PCK_EN = 0.

- Step 2: Initial TDFR5 and TDHR5. These registers must be initialed in case of the counter clock is stopped. Only abrupt shutdown mode can be used, which needs set TCSR5.SD to 1. To use PWM output, set TCSR5.INITL to choose start level.
- Step 3: Initial TCNT5 in case of select and enable pclk without dividing as the counter clock TCSR5.RTC_EN = 0, TCSR5.EXT_EN = 0, TCSR5.PCK_EN = 1, TCSR5.PRESCALE = 0.
- Step4: If PWM5 is used, set TCSR5.PWM EN = 1, in the same condition of above.
- Step 5: stop the pclk as counter clock by, set TCSR5.PCK EN = 0.
- Step 6: set clock divider parameter TCSR.PRESCALE.
- Step 7: enable the selected clock by set one of TCSR.RTC_EN, TCSR.EXT_EN or TCSR.PCK_EN to 1.
- Step 8: start counter by write 1 to TESR.TCST5 and enable the corresponding interrupt if needed.
- Step 9: after counter matching interrupt, please do.
 - Stop counter by write 1 to TESR.TCCL5.
 - Disable the selected counter clock by clear the TCSR.RTC_EN, TCSR.EXT_EN or TCSR.PCK EN.
 - Disable more interrupt by change TDFR or TDHR to make them not equal to TCNT.
 - Clear interrupt flag.



NOTE: In TCU5, in any case, if TDFR or TDHR is equal to TCNT, the interrupt flag will be set.



9 Watchdog Timer

9.1 Overview

The watchdog timer is used to resume the controller operation whenever it is disturbed by malfunctions such as noise and system errors. The watchdog timer can generate the reset signal.

Features:

- Generates WDT reset
- A 16-bit Data register and a 16-bit counter
- Counter clock uses the input clock selected by software
 - PCLK, EXTAL and RTCCLK can be used as the clock for counter
 - The division ratio of the clock can be set to 1, 4, 16, 64, 256 and 1024 by software




9.2 Register Description

In this section, we will describe the registers in WDT. Following table lists all the registers definition. All WDT register's 32bit address is physical address. And detailed function of each register will be described below.

Name	Description	RW	Reset	Address	Access
			Value		Size
TDR	Watchdog Timer Data Register	RW	0x????	0x10002000	16
TCER	Watchdog Counter Enable Register	RW	0x00	0x10002004	8
TCNT	Watchdog Timer Counter	RW	0x????	0x10002008	16
TCSR	Watchdog Timer Control Register	RW	0x0000	0x1000200C	16

9.2.1 Watchdog Control Register (TCSR)

The TCSR is a 16-bit read/write register. It contains the control bits for WDT. It is initialized to 0x00 by any reset.



Bits	Name			De	escription	RW				
15:6	Reserved	These bits	always re	ead 0, and	written are ignored.	R				
5:3	PRESCALE	These bits select the TCNT count clock frequency.								
		Bit 2	Bit1	Bit 0	Description]				
		0	0	0	Internal clock: CLK/1]				
		0	0	1	Internal clock: CLK/4	1				
		0	1	0	Internal clock: CLK/16]				
		0	1	1	Internal clock: CLK/64]				
		1	0	0	Internal clock: CLK/256]				
		1	0	1	Internal clock: CLK/1024]				
		110~111		•	Reserved]				
2	EXT_EN	Select EX	TAL as the	e timer clo	ck input.	RW				
	_	1: Enable								
		0: Disable								
1	RTC_EN	Select RT	CCLK as t	the timer c	lock input.	RW				
	1: Enable									
		0: Disable								




0	PCK_EN	Select PCLK as the timer clock input.	RW
		1: Enable	
		0: Disable	

NOTE: The input clock of timer and the PCLK should keep to the rules as follows:

Input clock of timer: IN_CLK	Clock generated from the frequency divider (PRESCALE): DIV_CLK
PCK_EN == 0, RTC_EN == 1 and EXT_EN == 0 (IN_CLK = RTCCLK)	, –
PCK_EN == 0, RTC_EN == 0 and EXT_EN == 1 (IN_CLK = EXTAL)	f _{DIV_CLK} < ½ f _{PCLK}
PCK_EN == 1, RTC_EN == 0 and EXT_EN == 0 (IN_CLK = PCLK)	ANY

9.2.2 Watchdog Enable Register (TCER)

The TCER is an 8-bit read/write register. It contains the counter enable control bits for watchdog. It is initialized to 0x00 by any reset.




Bits	Name	Description						
7:1	Reserved	These bits always read 0, and written are ignored.	R					
0	TCEN	Counter enable control.	RW					
		0: Timer stop						
		1: Timer running						




9.2.3 Watchdog Timer Data Register (TDR)

The watchdog timer data register TDR is used to store the data to be compared with the content of the watchdog timer up-counter TCNT. This register can be directly read and written. (Default: indeterminate)



9.2.4 Watchdog Timer Counter (TCNT)

The watchdog timer counter (TCNT) is a 16-bit read/write counter. The up-counter TCNT can be reset to 0 by software and counts up using the prescaler output clock. When TCNT count up to equal to TDR, the comparison match signal will be generated and a WDT reset is generated. The data can be read out at any time. The counter data can be written at any time. (Default: indeterminate)





9.3 Watchdog Timer Function

The following describes steps of using WDT:

- 1 Setting the PRESCALE of input clock in register TCSR.
- 2 Set register TDR and TCNT.
- 3 Select the input clock and enable the input clock in register TCSR.

After initialize the register of timer, we should start the counter as follows:

- 4 Set TCEN bit in TCER to 1. The counter TCNT begins to count.
- 5 If TCNT = TDR, a WDT reset will be generated.

NOTES:

- 1 The input clock and PCLK should follow the rules advanced before.
- 2 The clock of WDT can be stopped by setting register TSR, and register TSR can only be set by register TSSR or TSCR. The content of register TSR, TSSR and TSCR can be found in TCU spec.



10 LCD Controller

10.1 Overview

The JZ integrated LCD controller has the capabilities to driving the latest industry standard STN and TFT LCD panels. It also supports some special TFT panels used in consuming electronic products. The controller performs the basic memory based frame buffer and palette buffer to LCD panel data transfer through use of a dedicated DMA controller. Temporal dithering (frame rate modulation) is supported for STN LCD panels.

Features:

Basic Features

- Support ITU601/656 data format
- Single and Dual panel displays in STN mode
- Single panel displays in TFT mode
- Display size up to 800x600
- Internal palette RAM 256x16 bits

Colors Supports

- Encoded pixel data of 1, 2, 4, 8 or 16 BPP in STN mode
- Support 2, 4, 16 grayscales and up to 4096 colors in STN mode
- Encoded pixel data of 1, 2, 4, 8, 16, 18 or 24 BPP in TFT mode
- Support 65,536(65K), 262,144(260K) and up to 16,777,216 (16M) colors in TFT mode

Panel Supports

- Support 1, 2, 4, 8 data output pins in STN mode
- Support 8-bit serial data output for 1bpp, 2bpp, 4bpp, 8bpp, 16bpp, 18bpp and 24bpp in TFT mode
- Support 16-bit parallel data output for 1bpp, 2bpp, 4bpp, 8bpp and 16bpp in TFT mode
- Support 18-bit parallel data output for 1bpp, 2bpp, 4bpp, 8bpp, 16bpp, 18bpp and 24bpp in TFT mode



10.2 Pin Description

Table 10-1 LCD Controller Pins Description

Name	I/O	Description					
Lcd_pclk	Input/Output	Display device pixel clock					
Lcd_vsync	Input/Output	Display device vertical synchronize pulse					
Lcd_hsync	Input/Output	Display device horizontal synchronize pulse					
Lcd_de	Output	Display device is STN: AC BIAS Pin					
		Display device is NOT STN: data enable Pin					
Lcd_d[17:0]	Output	Display device data pins					
Lcd_spl*1	Output	Programmable special pin for generating control signals					
Lcd_cls*1	Output	Programmable special pin for generating control signals					
Lcd_ps*1	Output	Programmable special pin for generating control signals					
Lcd_rev*1	Output	Programmable special pin for generating control signals					

NOTE: The mode and timing of special pin Lcd_spl, Lcd_cls, Lcd_ps and Lcd_rev can be seen in part 1.7 LCD Controller Pin Mapping.



10.3 Block Diagram




Figure 10-1 Block Diagram



10.4 LCD Display Timing




Figure 10-2 Display Parameters

NOTES:

1 VPS === 0

VSYNC pulse always start at point (0,0)

2 H: Horizontal V: Vertical T: Total

D: Display Area P: Pulse S: Start point E: End point

In the (H, V) Coordinates:

- 1 The gray rectangle (0, 0) to (HT, VT) is "Virtual Area".
- 2 The blue rectangle (HDS, VDS) to (HDE, VDE) is "Display Area".
- 3 VPS, VPE defines the VSYNC signal timing. (VPS always be zero)
- 4 HPS, HPE defines the HSYNC signal timing.

All timing parameters start with "H" is measured in lcd_pclk ticks.
All timing parameters start with "V" is measured in lcd_hsync ticks.

This diagram describes the general LCD panel parameters, these can be set via the registers that describes in next section.



10.5 TV Encoder Timing

Some of Video Encoders for TV (Tele Vision) require interlaced timing interface.




Figure 10-3 TV-Encoder Display Parameters

NOTES:

- Even Field contains one more blank line.e.g. For standard PAL timing, Odd filed has 312 lines while even field has 313 lines.
- 2 Interlace mode generate 2 vsync pulse for each field. The second vsync start at (VT/2), end at (VT/2 + VPE).
- 3 Display Area & Virtual Area has the same size. VDS=HDS=0, VDE=VT, HDE=HT.



10.6 Register Description

Table 10-2 LCD Controller Registers Description

Name	RW	Reset Value	Address	Access Size
LCDCFG	RW	0x00000000	0x13050000	32
LCDVSYNC	RW	0x00000000	0x13050004	32
LCDHSYNC	RW	0x00000000	0x13050008	32
LCDVAT	RW	0x00000000	0x1305000C	32
LCDDAH	RW	0x00000000	0x13050010	32
LCDDAV	RW	0x00000000	0x13050014	32
LCDPS*1	RW	0x00000000	0x13050018	32
LCDCLS*1	RW	0x00000000	0x1305001C	32
LCDSPL*1	RW	0x00000000	0x13050020	32
LCDREV*1	RW	0x00000000	0x13050024	32
LCDCTRL	RW	0x00000000	0x13050030	32
LCDSTATE	RW	0x00000000	0x13050034	32
LCDIID	R	0x00000000	0x13050038	32
LCDDA0	RW	0x00000000	0x13050040	32
LCDSA0	R	0x00000000	0x13050044	32
LCDFID0	R	0x00000000	0x13050048	32
LCDCMD0	R	0x00000000	0x1305004C	32
LCDDA1*2	RW	0x00000000	0x13050050	32
LCDSA1*2	R	0x00000000	0x13050054	32
LCDFID1*2	R	0x00000000	0x13050058	32
LCDCMD1*2	R	0x00000000	0x1305005C	32

NOTES:

- 1 *1: These registers are only used for SPECIAL TFT panels.
- 2 *2: These registers are only used for Dual Panel STN panels.



10.6.1 Configure Register (LCDCFG)

	LC	DCI	-G																										0x	130	500	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LCDPIN			Res	serv	/ed			PSM	CLSM	SPLM	REVM	MNASH	PCLKM	INVDAT	SYNDIR	PSP	CLSP	SPLP	REVP	HSP	PCP	DEP	VSP	18/16	Reserved	W.C.O	NO.		MO	DE	
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description								
31	LCDPIN*1	LCD PIN Select bit. These two bits a	are used to choose the function of	RW						
		LCD PINS or SLCD PINS. The funct	ion of pins is as follows:	_						
		LCDPIN	PIN SELECT							
		0	LCD PIN							
		1	SLCD PIN							
30:24	Reserved	These bits always read 0, and writte	n are ignored.	R						
23	PSM	PS signal mode bit. 1: disabled; 0: e	nabled.	RW						
22	CLSM	CLS signal mode bit. 1: disabled; 0:	enabled.	RW						
21	SPLM	SPL signal mode bit. 1: disabled; 0:	enabled.	RW						
20	REVM	REV signal mode bit. 1: disabled; 0:	enabled.	RW						
19	HSYNM	H-Sync signal polarity choice function	n. 1: disabled; 0: enabled.	RW						
18	PCLKM	Dot clock signal polarity choice func	tion. 1: disabled; 0: enabled.	RW						
17	INVDAT	nverse output data. 0: normal; 1: inverse.								
16	SYNDIR	V-Sync and H-Sync direction. 0: output; 1:input.								
15	PSP	PS pin reset state.	PS pin reset state.							
14	CLSP	CLS pin reset state.		RW						
13	SPLP	SPL pin reset state.		RW						
12	REVP	REV pin reset state.		RW						
11	HSP	H-Sync polarity. 0: active high; 1: ac	tive low.	RW						
10	PCP	Pix-clock polarity.		RW						
		0: data translations at rising edge								
		1: data translations at falling edge								
9	DEP	Data Enable polarity. 0: active high;	1: active low.	RW						
8	VSP	V-Sync polarity.		RW						
		0: leading edge is rising edge								
		1: leading edge is falling edge								
7	18/16	18-bit TFT Panel or 16-bit TFT Pane	el. This bit will be available when	RW						
		MODE [3:2] is equal to 0.								
		0: 16-bit TFT Panel								
		1: 18-bit TFT Panel								
6	Reserved	These bits always read 0, and writte	n are ignored.	R						



5:4	PDW	STN pins utilization	on.	RW
			Signal Panel	
		00	Lcd_d[0]	
		01	Lcd_d[0:1]	
		10	Lcd_d[0:3]	
		11	Lcd_d[0:7]	
			Dual-Monochrome Panel	
		00	Reserved	
		01	Reserved	
		10	Upper panel: lcd_d[3:0], lower panel: lcd_d[11:8]	
		11	Upper panel: lcd_d[7:0], lower panel: lcd_d[15:8]	
3:0	MODE	Display Device M	ode Select.	RW
			LCD Panel	
		0000	Generic 16-bit/18-bit Parallel TFT Panel	
		0001	Special TFT Panel Mode1	
		0010	Special TFT Panel Mode2	
		0011	Special TFT Panel Mode3	
		0100	Non-Interlaced CCIR656	
		0101	Reserved	
		0110	Interlaced CCIR656	
		0111	Reserved	
		1000	Single-Color STN Panel	
		1001	Single-Monochrome STN Panel	
		1010	Dual-Color STN Panel	
		1011	Dual-Monochrome STN Panel	
		1100	8-bit Serial TFT	
		1101	Reserved	
		1110	Reserved	
		1111	Reserved	

NOTE:


*1.

LCDPIN	PIN25	PIN24	PIN23	PIN22	PIN21	PIN20	PIN19	PIN18	PIN17-0
0	LCD								
	PCLK	VSYNC	HSYNC	DE	REV	PS	CLS	SPL	D [17:0]
1	SLCD	SLCD	SLCD						SLCD
	CLK	CS	RS						D [17:0]

- 1 The direction of PIN25 is set by register LPCDR.LCS in CPM SPEC.
- 2 The direction of PIN23 and PIN23 are set by register LCDCFG.SYNDIR.




10.6.2 Vertical Synchronize Register (LCDVSYNC)




Bits	Name	Description	RW
31:27	Reserved	These bits always read 0, and written are ignored.	R
26:16	VPS	V-Sync Pulse start position, fixed to 0. (in line clock)	R
15:11	Reserved	These bits always read 0, and written are ignored.	R
10:0	VPE	V-Sync Pulse end position. (in line clock)	RW

10.6.3 Horizontal Synchronize Register (LCDHSYNC)



Bits	Name	Description	RW
31:27	Reserved	These bits always read 0, and written are ignored.	R
26:16	HPS	H-Sync pulse start position. (in dot clock)	RW
15:11	Reserved	These bits always read 0, and written are ignored.	R
10:0	HPE	H-Sync pulse end position. (in dot clock)	RW

10.6.4 Virtual Area Setting (LCDVAT)






Bits	Name	Description	RW
31:27	Reserved	These bits always read 0, and written are ignored.	R
26:16	HT	Horizontal Total size. (in dot clock, sum of display area and blank space)	RW
15:11	Reserved	These bits always read 0, and written are ignored.	R
10:0	VT	Vertical Total size. (in line clock, sum of display area and blank space)	RW

10.6.5 Display Area Horizontal Start/End Point (LCDDAH)

	LC	DD	ΑH																										0x	130	500	010
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HDS												Reserved							ŀ	HDE	=										
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:27	Reserved	These bits always read 0, and written are ignored.	R
26:16	HDS	Horizontal display area start. (in dot clock)	RW
15:11	Reserved	These bits always read 0, and written are ignored.	R
10:0	HDE	Horizontal display area end. (in dot clock)	RW


10.6.6 Display Area Vertical Start/End Point (LCDDAV)



Bits	Name	Description	RW
31:27	Reserved	These bits always read 0, and written are ignored.	R
26:16	VDS	Vertical display area start position. (in line clock)	RW
15:11	Reserved	These bits always read 0, and written are ignored.	R
10:0	VDE	Vertical display area end position. (in line clock)	RW



10.6.7 PS Signal Setting (LCDPS)




Bits	Name	Description	RW
31:27	Reserved	These bits always read 0, and written are ignored.	R
26:16	PSS	PS signal start position (in dot clock).	RW
		In STN mode, PS signal is ignored. But this register is used to define the	
		AC BIAs signal. AC BIAs signal will toggle very N lines per frame. PSS	
		defines the Toggle position.	
15:11	Reserved	These bits always read 0, and written are ignored.	R
10:0	PSE	PS signal end position (in dot clock).	RW
		In STN mode, PSE defines N, which described in PSS.	

10.6.8 CLS Signal Setting (LCDCLS)

Bits	Name	Description	RW
31:27	Reserved	These bits always read 0, and written are ignored.	R
26:16	CLSS	CLS signal start position. (in dot clock)	RW
15:11	Reserved	These bits always read 0, and written are ignored.	R
10:0	CLSE	CLS signal end position. (in dot clock)	RW




10.6.9 SPL Signal Setting (LCDSPL)



Bits	Name	Description	RW
31:27	Reserved	These bits always read 0, and written are ignored.	R
26:16	SPLS	SPL signal start position. (in dot clock)	RW
15:11	Reserved	These bits always read 0, and written are ignored.	R
10:0	SPLE	SPL signal end position. (in dot clock)	RW

10.6.10 REV Signal Setting (LCDREV)



Bits	Name	Description	RW
31:27	Reserved	These bits always read 0, and written are ignored.	R
26:16	REVS	REV signal start position. (in dot clock)	RW
15:0	Reserved	These bits always read 0, and written are ignored.	R

10.6.11 Control Register (LCDCTRL)

	LCDC.	TRL																							0 x	130	500	030
Bit	31 30	29 28	27 2	26	25 24	23	22 2	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved	BST	RGB	OFUP	FRC			PE	DD				Reserved		EOFM	SOFM	OFUM	IFUMO	IFUM1	MDDT	QDM	BEDN	PEDN	SIQ	ENA	E	3PP	,
RST	0 0	0 0	Λ	Λ	0 0	Λ	0 0	Λ	Λ	0	0	0	0	Λ	Λ	Λ	Λ	Λ	Λ	0	Λ	0	Λ	0	Λ	Λ	0	0

Bits	Name	Description	RW
31:30	Reserved	These bits always read 0, and written are ignored.	R


178



29:28	BST	Burs	t Length Selec	tion.	RW							
				Burst Length								
			00	4 word								
			01	8 word								
			10	16 word								
			11	Reserved								
27	RGB	RGB	mode. 0: RGE	B565; 1: RGB555.	RW							
26	OFUP	Outp	ut FIFO under	run protection. 0: disable; 1: enable.	RW							
25:24	FRC	STN	FRC Algorithm	n Selection.	RW							
				Grayscale								
			00	16 grayscale								
			01	4 grayscale								
			10	2 grayscale								
			11	Reserved								
23:16	PDD	Load	oad Palette Delay Counter.									
15:14	Reserved		These bits always read 0, and written are ignored.									
13	EOFM		Mask end of frame interrupt. 0: INT-disabled; 1: INT-enabled.									
12	SOFM		Mask start of frame interrupt. 0: INT-disabled; 1: INT-enabled.									
11	OFUM		Mask out FIFO under run interrupt. 0: INT-disabled; 1: INT-enabled.									
10	IFUM0		Mask in FIFO 0 under run interrupt. 0: INT-disabled; 1: INT-enabled.									
9	IFUM1			der run interrupt. 0: INT-disabled; 1: INT-enabled.	RW							
8	LDDM	Mask	LCD disable	done interrupt. 0: INT-disabled; 1: INT-enabled.	RW							
7	QDM	Mask	LCD quick di	sable done interrupt. 0: INT-disabled; 1: INT-enabled.	RW							
6	BEDN	Endia	an selection. 0	: same as system Endian; 1: reverse endian format.	RW							
5	PEDN	Endia	an in byte. 0: n	nsb first; 1: lsb first.	RW							
4	DIS	Disal	ole controller i	ndicate bit. 0: enable; 1: in disabling or disabled.	RW							
3	ENA	Enab	ole controller. (): disable; 1: enable.	W							
2:0	BPP	Bits I	Per Pixel.		RW							
				Bits Per Pixel								
			000	1 bpp								
			001	2 bpp								
			010	4 bpp								
			011	8 bpp								
			100	15/16 bpp								
			101	18 bpp/24bpp								
			110	Reserved								
			111	Reserved								



10.6.12 Status Register (LCDSTATE)




Bits	Name	Description	RW
7	QD	LCD Quick disable. 0: not been quick disabled; 1: quick disabled done.	RW
6	Reserved	These bits always read 0, and written are ignored.	R
5	EOF	End of Frame indicate bit.	RW
4	SOF	Start of Frame indicate bit.	RW
3	OUF	Out FIFO under run.	RW
2	IFU0	In FIFO 0 under run.	RW
1	IFU1	In FIFO 1 under run.	RW
0	LDD	LCD disable. 0: not been normal disabled; 1: been normal disabled.	RW

10.6.13 Interrupt ID Register (LCDIID)

LCDIID is a read-only register that contains a copy of the Frame ID register (LCDFID) from the descriptor currently being processed when a start of frame (SOF) or end of frame (EOF) interrupt is generated. LCDIID is written to only when an unmasked interrupt of the above type is signaled and there are no other unmasked interrupts in the LCD controller pending. As such, the register is considered to be sticky and will be overwritten only when the signaled interrupt is cleared by writing the LCD controller status register. For dual-panel displays, LCDIID is written only when both channels have reached a given state.

LCDIID is written with the last channel to reach that state. (i.e. LCDFID of the last channel to reach SOF would be written in LCDIID if SOF interrupts are enabled). Reserved bits must be written with zeros and reads from them must be ignored.



Bits	Name	Description	RW
31:0	IID	A copy of Frame ID register, which transferred from Descriptor.	RW



10.6.14 Descriptor Address Register0, 1 (LCDDA0, 1)

A frame descriptor is a 4-word block, aligned on 4-word (16-byte) boundary, in external memory:

WORD [0] contains the physical address for next LCDDAx.

WORD [1] contains the physical address for LCDSAx.


WORD [2] contains the value for LCDFIDx.

WORD [3] contains the value for LCDCMDx.

Software must write the physical address of the first descriptor to LCDDAx before enabling the LCD Controller. Once the LCD Controller is enabled, the first descriptor is read, and all 4 registers are written by the DMAC. The next frame descriptor pointed to by LCDDAx is loaded into the registers for the associated DMA channel after all data for the current descriptor has been transferred.

NOTE: If only one frame buffer is used in external memory, the LCDDAx field (word [0] of the frame descriptor) must point back to itself. That is to say, the value of LCDDAx is the physical address of itself.

Read/write registers LCDDA0 and LCDDA1, corresponding to DMA channels 0 and 1, contain the physical address of the next descriptor in external memory. The DMAC fetches the descriptor at this location after finishing the current descriptor. On reset, the bits in this register are zero. The target address must be aligned to 16-byte boundary. Bits [3:0] of the address must be zero.




Bits	Name	Description	RW					
31:0	DA0, 1	Next descriptor physical address. And descriptor structure as following:	RW					
		WORD [0]: next descriptor physical address						
		WORD [1]: the buffer physical address						
		WORD [2]: the buffer ID value (Only for debug)						
		WORD [3]: the buffer property. The value is same as LCDCMD						

10.6.15 Source Address Register0, 1 (LCDSA0, 1)

Registers LCDSA0 and LCDSA1, corresponding to DMA channels 0 and 1, contain the **physical** address of frame buffer or palette buffer in external memory. The address must be aligned on a 4, 8, or 16 word boundary according to register LCDCTRL .BST. If this descriptor is for palette data, LCDSA0 points to the memory location of the palette buffer. If this descriptor is for frame data, LCDSAx points to the memory location of the frame buffer. This address is incremented by hardware as the DMAC




fetches data from memory. If desired, the Frame ID Register can be used to hold the initial frame source address.



Bits	Name	Description	RW
31:0	SA0, 1	Buffer start address. (Only for driver debug)	R

10.6.16 Frame ID Register0 (LCDFID0,1)

Registers LCDFID0 and LCDFID1, corresponding to DMA channels 0 and 1, contain an ID field that describes the current frame. The particular use of this field is up to the software. This ID register is copied to the LCD Controller Interrupt ID Register when an interrupt occurs.



Bits	Name	Description	RW
31:0	FID0, 1	Frame ID. (Only for debug)	R

10.6.17 DMA Command Register0, 1 (LCDCMD0, 1)

	LCI	DCI	MDC), L(CD	CME	D1																		0x1	30	500	4C,	0x	130	50 0	5C
Bit	31	30	29	28	27	26 :	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SOFINT	EOFINT	Reserved	PAL		Reserved														LE	ΞN											
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description					
31	SOFINT	Enable start of frame interrupt.					
		When SOFINT =1, the DMAC sets the start of frame bit					



CLCDSTATE.SOF) when starting a new frame. The SOF bit is set after a new descriptor is loaded from memory and before the palette/frame data is fetched. In dual-panel mode, LCDSTATE.SOF is set only when both channels reach the start of frame and both frame descriptors have SOFINT set. SOFINT must not be set for palette descriptors in dual-panel mode, since only one channel is ever used to load the palette descriptor. BOFINT				
is fetched. In dual-panel mode, LCDSTATE.SOF is set only when both channels reach the start of frame and both frame descriptors have SOFINT set. SOFINT must not be set for palette descriptors in dual-panel mode, since only one channel is ever used to load the palette descriptor. Benable end of frame interrupt. When EOFINT =1, the DMAC sets the end of frame bit (LCDSTATE.EOF) after fetching the last word in the frame buffer. In dual-panel mode, LCDSTATE.EOF is set only when both channels reach the end of frame and both frame descriptors have EOFINT set. EOFINT must not be set for palette descriptors in dual-panel mode, since only one channel is ever used to load the palette descriptor. PAL The descriptor contains a palette buffer. PAL indicates that data being fetched will be loaded into the palette RAM. If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. These bits always read 0, and written are ignored. R R 27:24 Reserved These bits always read 0, and written are ignored. R The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased			(LCDSTATE.SOF) when starting a new frame. The SOF bit is set after a	
channels reach the start of frame and both frame descriptors have SOFINT set. SOFINT must not be set for palette descriptors in dual-panel mode, since only one channel is ever used to load the palette descriptor. 30 EOFINT Enable end of frame interrupt. When EOFINT =1, the DMAC sets the end of frame bit (LCDSTATE.EOF) after fetching the last word in the frame buffer. In dual-panel mode, LCDSTATE.EOF is set only when both channels reach the end of frame and both frame descriptors have EOFINT set. EOFINT must not be set for palette descriptors in dual-panel mode, since only one channel is ever used to load the palette descriptor. 29 Reserved These bits always read 0, and written are ignored. R PAL The descriptor contains a palette buffer. PAL indicates that data being fetched will be loaded into the palette RAM. If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. 27:24 Reserved These bits always read 0, and written are ignored. R R 23:0 LEN The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased			new descriptor is loaded from memory and before the palette/frame data	
SOFINT set. SOFINT must not be set for palette descriptors in dual-panel mode, since only one channel is ever used to load the palette descriptor. Benable end of frame interrupt. When EOFINT =1, the DMAC sets the end of frame bit (LCDSTATE.EOF) after fetching the last word in the frame buffer. In dual-panel mode, LCDSTATE.EOF is set only when both channels reach the end of frame and both frame descriptors have EOFINT set. EOFINT must not be set for palette descriptors in dual-panel mode, since only one channel is ever used to load the palette descriptor. Reserved These bits always read 0, and written are ignored. PAL indicates that data being fetched will be loaded into the palette RAM. If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored.			is fetched. In dual-panel mode, LCDSTATE.SOF is set only when both	
mode, since only one channel is ever used to load the palette descriptor. Enable end of frame interrupt. When EOFINT =1, the DMAC sets the end of frame bit (LCDSTATE.EOF) after fetching the last word in the frame buffer. In dual-panel mode, LCDSTATE.EOF is set only when both channels reach the end of frame and both frame descriptors have EOFINT set. EOFINT must not be set for palette descriptors in dual-panel mode, since only one channel is ever used to load the palette descriptor. R R R PAL The descriptor contains a palette buffer. PAL indicates that data being fetched will be loaded into the palette RAM. If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. These bits always read 0, and written are ignored. R R The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased			channels reach the start of frame and both frame descriptors have	
EOFINT Enable end of frame interrupt. When EOFINT =1, the DMAC sets the end of frame bit (LCDSTATE.EOF) after fetching the last word in the frame buffer. In dual-panel mode, LCDSTATE.EOF is set only when both channels reach the end of frame and both frame descriptors have EOFINT set. EOFINT must not be set for palette descriptors in dual-panel mode, since only one channel is ever used to load the palette descriptor. Reserved These bits always read 0, and written are ignored. Repal indicates that data being fetched will be loaded into the palette RAM. If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Repointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased			SOFINT set. SOFINT must not be set for palette descriptors in dual-panel	
When EOFINT =1, the DMAC sets the end of frame bit (LCDSTATE.EOF) after fetching the last word in the frame buffer. In dual-panel mode, LCDSTATE.EOF is set only when both channels reach the end of frame and both frame descriptors have EOFINT set. EOFINT must not be set for palette descriptors in dual-panel mode, since only one channel is ever used to load the palette descriptor. 29 Reserved These bits always read 0, and written are ignored. R PAL The descriptor contains a palette buffer. PAL indicates that data being fetched will be loaded into the palette RAM. If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. 27:24 Reserved These bits always read 0, and written are ignored. R The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased			mode, since only one channel is ever used to load the palette descriptor.	
after fetching the last word in the frame buffer. In dual-panel mode, LCDSTATE.EOF is set only when both channels reach the end of frame and both frame descriptors have EOFINT set. EOFINT must not be set for palette descriptors in dual-panel mode, since only one channel is ever used to load the palette descriptor. R R PAL These bits always read 0, and written are ignored. R PAL indicates that data being fetched will be loaded into the palette RAM. If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. These bits always read 0, and written are ignored. R R The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased	30	EOFINT	Enable end of frame interrupt.	R
LCDSTATE.EOF is set only when both channels reach the end of frame and both frame descriptors have EOFINT set. EOFINT must not be set for palette descriptors in dual-panel mode, since only one channel is ever used to load the palette descriptor. Reserved These bits always read 0, and written are ignored. Reserved The descriptor contains a palette buffer. PAL indicates that data being fetched will be loaded into the palette RAM. If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored.			When EOFINT =1, the DMAC sets the end of frame bit (LCDSTATE.EOF)	
and both frame descriptors have EOFINT set. EOFINT must not be set for palette descriptors in dual-panel mode, since only one channel is ever used to load the palette descriptor. Reserved These bits always read 0, and written are ignored. Reserved The descriptor contains a palette buffer. PAL indicates that data being fetched will be loaded into the palette RAM. If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored. Reserved These bits always read 0, and written are ignored.			after fetching the last word in the frame buffer. In dual-panel mode,	
palette descriptors in dual-panel mode, since only one channel is ever used to load the palette descriptor. 29 Reserved These bits always read 0, and written are ignored. R 28 PAL The descriptor contains a palette buffer. PAL indicates that data being fetched will be loaded into the palette RAM. If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. 27:24 Reserved These bits always read 0, and written are ignored. R 23:0 LEN The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased			LCDSTATE.EOF is set only when both channels reach the end of frame	
used to load the palette descriptor. Reserved These bits always read 0, and written are ignored. R PAL The descriptor contains a palette buffer. PAL indicates that data being fetched will be loaded into the palette RAM. If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. These bits always read 0, and written are ignored. R R 23:0 LEN The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased			and both frame descriptors have EOFINT set. EOFINT must not be set for	
PAL The descriptor contains a palette buffer. PAL indicates that data being fetched will be loaded into the palette RAM. If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. 27:24 Reserved These bits always read 0, and written are ignored. R The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased			palette descriptors in dual-panel mode, since only one channel is ever	
PAL The descriptor contains a palette buffer. PAL indicates that data being fetched will be loaded into the palette RAM. If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. 27:24 Reserved These bits always read 0, and written are ignored. R The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased			used to load the palette descriptor.	
PAL indicates that data being fetched will be loaded into the palette RAM. If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. 27:24 Reserved These bits always read 0, and written are ignored. R The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased	29	Reserved	These bits always read 0, and written are ignored.	R
If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows: In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. 27:24 Reserved These bits always read 0, and written are ignored. R 23:0 LEN The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased	28	PAL	The descriptor contains a palette buffer.	R
In bpp1, 2, 4, 8 modes, software must load the palette at least once after enabling the LCD. In bpp16 mode, PAL must be 0. 27:24 Reserved These bits always read 0, and written are ignored. R 23:0 LEN The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased			PAL indicates that data being fetched will be loaded into the palette RAM.	
enabling the LCD. In bpp16 mode, PAL must be 0. 27:24 Reserved These bits always read 0, and written are ignored. R 23:0 LEN The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased			If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows:	
27:24 Reserved These bits always read 0, and written are ignored. R 23:0 LEN The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased			In bpp1, 2, 4, 8 modes, software must load the palette at least once after	
23:0 LEN The buffer length value (in WORD). The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased			enabling the LCD. In bpp16 mode, PAL must be 0.	
The LEN bit field determines the number of bytes of the buffer size pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased	27:24	Reserved	These bits always read 0, and written are ignored.	R
pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to LEN. Each time one or more word(s) been fetched, LEN is decreased	23:0	LEN	The buffer length value (in WORD).	R
LEN. Each time one or more word(s) been fetched, LEN is decreased			The LEN bit field determines the number of bytes of the buffer size	
			pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to	
automatically. Software can read LEN.			LEN. Each time one or more word(s) been fetched, LEN is decreased	
			automatically. Software can read LEN.	



10.7 LCD Controller Pin Mapping

There are several mapping schemes for different LCD panels.

10.7.1 TFT and CCIR656 Pin Mapping

	Generic	Ger	neric	Spe	cial	Spe	ecial	Spe	cial		
Pin	8-bit	18/1	6-bit	TF	T 1	TF	T 2	TF	Т3	CCIR656	CCIR656
	Serial	Par	allel	18/1	6-bit	18/1	6-bit	18/1	6-bit	8-bit	16-bit
	TFT	Т	FT	Par	allel	Par	allel	Par	allel		
Lcd_pclk/	CLK	CLK		DCLK		CLK		HCLK		CLK	CLK
Slcd_clk											
Lcd_vsync/	VSYNC	VSY	NC	SPS		GSRT		STV		VSYNC	VSYNC
Slcd_cs											
Lcd_hsync/	HSYNC	HSY	NC	LP		GPC	K	STH		HSYNC	HSYNC
Slcd_rs											
Lcd_de	DE	DE		-		-		-		-	-
Lcd_ps	-	-		Pulse		Togg		Togg		-	-
				mode		mod		mode			
Lcd_cls	-	-		Pulse		Puls		Pulse		-	-
				mode		mode		mode			
Lcd_rev	-	-		Togg		Togg		Togg		-	=
				mode		mode		mode			
Lcd_spl	-	-		Pulse		Puls		Togg		-	_
				mode		mod		mod	e		
Lcd_dat17	-	R5	-	R5	-	R5	-	R5	-	-	-
Lcd_dat16	-	R4	-	R4	-	R4	-	R4	-	-	-
Lcd_dat15	-	R3	R5	R3	R5	R3	R5	R3	R5	-	D15
Lcd_dat14	-	R2	R4	R2	R4	R2	R4	R2	R4	-	D14
Lcd_dat13	-	R1	R3	R1	R3	R1	R3	R1	R3	-	D13
Lcd_dat12	-	R0	R2	R0	R2	R0	R2	R0	R2	-	D12
Lcd_dat11	-	G5	R1	G5	R1	G5	R1	G5	R1	-	D11
Lcd_dat10	-	G4	G5	G4	G5	G4	G5	G4	G5	-	D10
Lcd_dat9	-	G3	G4	G3	G4	G3	G4	G3	G4	-	D9
Lcd_dat8	-	G2	G3	G2	G3	G2	G3	G2	G3	-	D8
Lcd_dat7	R7/G7/B7	G1	G2	G1	G2	G1	G2	G1	G2	D7	D7
Lcd_dat6	R6/G6/B6	G0	G1	G0	G1	G0	G1	G0	G1	D6	D6
Lcd_dat5	R5/G5/B5	B5	G0	B5	G0	B5	G0	B5	G0	D5	D5
Lcd_dat4	R4/G4/B4	B4	B5	B4	B5	B4	B5	B4	B5	D4	D4
Lcd_dat3	R3/G3/B3	В3	B4	В3	B4	В3	B4	В3	B4	D3	D3
Lcd_dat2	R2/G2/B2	B2	В3	B2	В3	B2	В3	B2	В3	D2	D2
Lcd_dat1	R1/G1/B1	B1	B2	B1	B2	B1	B2	B1	B2	D1	D1



Lcd_dat0 R0/G0/B0 B0 B1 B0 B1 B0 B1 D0 D	
--	--

10.7.2 Single STN Pin Mapping

Pin	Color STN		Mono	STN	
	PDW=3	PDW=0	PDW=1	PDW=2	PDW=3
Lcd_pclk	CLK	CLK	CLK	CLK	CLK
Lcd_vsync	VSYNC	VSYNC	VSYNC	VSYNC	VSYNC
Lcd_hsync	HSYNC	HSYNC	HSYNC	HSYNC	HSYNC
Lcd_de	BIAS	BIAS	BIAS	BIAS	BIAS
Lcd_ps	-	-	-	-	-
Lcd_cls	-	-	-	-	-
Lcd_rev	-	-	-	-	-
Lcd_spl	-	-	-	-	-
Lcd_dat17	-	-	-	-	-
Lcd_dat16	-	-	-	-	-
Lcd_dat15	-	-	-	-	-
Lcd_dat14	-	-	-	-	-
Lcd_dat13	-	-	-	-	-
Lcd_dat12	-	-	-	-	-
Lcd_dat11	-	-	-	-	-
Lcd_dat10	-	-	-	-	-
Lcd_dat9	-	-	-	-	-
Lcd_dat8	-	-	-	-	-
Lcd_dat7	D7	-	-	-	D7
Lcd_dat6	D6	-	-	-	D6
Lcd_dat5	D5	-	-	-	D5
Lcd_dat4	D4	-	-	-	D4
Lcd_dat3	D3	-	-	D3	D3
Lcd_dat2	D2	-	-	D2	D2
Lcd_dat1	D1	-	D1	D1	D1
Lcd_dat0	D0	D0	D0	D0	D0



10.7.3 Dual Panel STN Pin Mapping

Pin	Color STN		Mono	STN	
	PDW=3	PDW=0	PDW=1	PDW=2	PDW=3
Lcd_pclk	CLK	-	-	CLK	CLK
Lcd_vsync	VSYNC	-	-	VSYNC	VSYNC
Lcd_hsync	HSYNC	-	-	HSYNC	HSYNC
Lcd_de	BIAS	-	-	BIAS	BIAS
Lcd_ps	-	-	-	-	-
Lcd_cls	-	-	-	-	-
Lcd_rev	-	-	-	-	-
Lcd_spl	-	-	-	-	-
Lcd_dat17	-	-	-	-	-
Lcd_dat16	-	-	-	-	-
Lcd_dat15	UD7	-	-	-	UD7
Lcd_dat14	UD6	-	-	-	UD6
Lcd_dat13	UD5	-	-	-	UD5
Lcd_dat12	UD4	-	-	-	UD4
Lcd_dat11	UD3	-	-	UD3	UD3
Lcd_dat10	UD2	-	-	UD2	UD2
Lcd_dat9	UD1	-	-	UD1	UD1
Lcd_dat8	UD0	-	-	UD0	UD0
Lcd_dat7	LD7	-	-	-	LD7
Lcd_dat6	LD6	-	-	-	LD6
Lcd_dat5	LD5	-	-	-	LD5
Lcd_dat4	LD4	-	-	-	LD4
Lcd_dat3	LD3	-	-	LD3	LD3
Lcd_dat2	LD2	-	-	LD2	LD2
Lcd_dat1	LD1	-	-	LD1	LD1
Lcd_dat0	LD0	-	-	LD0	LD0



10.8 Display Timing

10.8.1 General 16-bit and 18-bit TFT Timing

This section shows the general 16-bit and 18-bit TFT LCD timing diagram, the polarity of signal "Vsync", "Hsync", and "PCLK" can be programmed correspond to the LCD panel specification.




Figure 10-4 General 16-bit and 18-bit TFT LCD Timing



10.8.2 8-bit Serial TFT Timing

This section shows the 8-bit serial TFT LCD timing diagram, the polarity of signal "Vsync", "Hsync", and "PCLK" can be programmed correspond to the LCD panel specification.




Figure 10-5 8-bit serial TFT LCD Timing (24bpp)



10.8.3 Special TFT Timing

Based on the general TFT LCD support, this controller also provides 4 special signals that can be programmed to general some special timing used for some panel. All 4 signals are worked in two modes: pulse mode and toggle mode. Signal "CLS" is fixed in pulse mode, and "REV" in toggle mode. The work mode of signals "SPL" and "PS" are defined in the special TFT LCD mode 1 to mode 3, either pulse mode or toggle mode. The position and polarity of these 4 signals can be programmed via registers. The Figures show the two modes as follows: (The toggle mode of signal "SPL" is different with the others signal. "SPL" does toggle after display line.)




Figure 10-6 Special TFT LCD Timing 1




Figure 10-7 Special TFT LCD Timing 2



These two Figures show the timing of pulse mode and toggle mode, the pulse mode timing is same and the toggle mode timing is different. Timing 1 shows the condition when the total lines in 1 frame is odd (the number of display is even and the number of blank is odd), so the phase of REV inverse at the first line of each frame and the phase of SPL dose not inverse at the first line of each frame. Timing 2 shows the condition when the total lines in 1 frame is even (the number of display is even and the number of blank is even), so the phase of REV and SPL dose not inverse at the first line of each frame.

When LCDC is enabled ,there will be a null line to be add before transferring data to LCD panel. So the toggle mode exept SPL signal of special 3 TFT mode is when reset level is high,the first valid edge will be rising edge. SPL signal of special 3 TFT mode is when reset level is high,the first valid edge will be falling edge.



10.9 Format of Palette

This LCD controller contains a palette RAM with 256-entry x 16-bit used only for BPP8, BPP4, BPP2 and BPP1. Palette RAM data is loaded directly from the external memory palette buffer by DMAC channel 0. Each word of palette buffer contains 2 palette entries.

- In 8-bpp modes, palette buffer size is128 words.
- In 4-bpp modes, palette buffer size is 8 words.
- In 2-bpp modes, palette buffer size is 2 words.
- In 1-bpp modes, palette buffer size is 1 word.
- In 16/18/24-bpp modes, has no palette buffer.

Palette buffer base address	Bit: 31 16	Bit: 15 0
Palette entry	Entry-1 bit: 15 0	Entry-0 bit: 15 0
Palette buffer base address + 4	Bit: 31 16	Bit: 15 0
Palette entry	Entry-3 bit: 15 0	Entry-2 bit: 15 0
Palette buffer base address + 8	Bit: 31 16	Bit: 15 0
Palette entry	Entry-5 bit: 15 0	Entry-4 bit: 15 0

10.9.1 STN

For STN Panel, 16-bpp pixel data is encoded with RGB 565 or RGB 555.

Please refer to register LCDCTRL.RGB.

BPP 16, RGB 565, pixel encoding for STN Panel:

			12			-	-	_	-	_	_	-	_	-	-	
R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0	ı

BPP 16, RGB 555, pixel encoding for STN Panel:

_		_			_	-	-		6	-		-			-	
0	R4	R3	R2	R1	R0	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0	

10.9.2 TFT

BPP 16, RGB 565, pixel encoding for TFT Panel:

_		-	12		_	-	-		-	-		-			-	
R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	В0	l

NOTE: For BPP 16, 18, 24, palette is bypass.



10.10 Format of Frame Buffer

10.10.1 16bpp

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

10.10.2 18bpp

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	R5	R4	R3	R2	R1	R0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

10.10.3 24bpp

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	R7	R6	R5	R4	R3	R2	R1	R0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



10.11 Format of Data Pin Utilization

10.11.1 Mono STN

In Mono STN mode, data pin pixel ordering of one LCD screen row. Column 0 is the first pixel of a screen row.

			Upper	panel				
Panel data width	Col0	Col1	Col2	Col3	Col4	Col5	Col6	Col7
1 bit	D0	D0	D0	D0	D0	D0	D0	D0
2 bit	D1	D0	D1	D0	D1	D0	D1	D0
4 bit	D3	D2	D1	D0	D3	D2	D1	D0
8 bit	D7	D6	D5	D4	D3	D2	D1	D0
		Lower	panel (du	al-panel	mode)			
4 bit	D11	D10	D9	D8	D11	D10	D9	D8
8 bit	D15	D14	D13	D12	D11	D10	D9	D8

10.11.2 Color STN

In Color STN mode, data pin pixel ordering of one LCD screen row. Column 0 is the first pixel of a screen row.

			Uppe	r panel									
Col0 (R) Col0 (G) Col0 (B) Col1 (R) Col1 (G) Col1 (B) Col2 (R) Col2 (G)													
D7	D6	D5	D4	D3	D2	D1	D0						
		Lo	wer panel (d	lual-panel mo	de)								
D15	D14	D13	D12	D11	D10	D9	D8						

10.11.3 18-bit Parallel TFT

	Col0 (RGB)																
D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

10.11.4 16-bit Parallel TFT

							Col0 (RGB)							
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

10.11.5 8-bit Serial TFT (24bpp)



Col0 (R)											
D7	D6	D5	D4	D3	D2	D1	D0				
Col0 (G)											
D7	D6	D5	D4	D3 D2		D1	D0				
	Col0 (B)										
D7	D6	D5	D4	D3	D2	D1	D0				



10.12 LCD Controller Operation

10.12.1 Set LCD Controller Device Clock and Pixel Clock

The LCD Controller has 2 clock input: device clock and pixel clock. The both clocks are generated by CPM (Clock and Power Manager). The frequency of the 2 clocks can be set by CPM registers. CPM registers CPCCR.LDIV and CPCCR.PCS set LCD device clock division ratio, and LPCDR set LCD pixel clock division ratio. Please refer to CPM spec for detail.

LCD device clock is the LCD controller's internal clock while LCD pixel clock is output to drive LCD panel. There have 2 rules for LCD clocks:

- 1 For TFT Panel, the frequency of LCD device clock must be at least 1.5 times of LCD pixel clock.
- 2 For STN Panel, the frequency of LCD device clock must be at least 3 times of LCD pixel clock.

LCD panel determines the frequency of LCD pixel clock.

10.12.2 Enabling the Controller

If the LCD controller is being enabled for the first time after system reset or sleep reset, all of the LCD registers must be programmed as follows:

- 1 Write the frame descriptors and, if needed, the palette descriptor to memory.
- 2 Program the entire LCD configuration registers except the Frame Descriptor Address Registers (LCDDAx) and the LCD Controller enable bit (LCDCTRL.ENA).
- 3 Program LCDDAx with the memory address of the palette/frame descriptor.
- 4 Enable the LCD controller by writing to LCDCTRL.ENA.

If the LCD controller is being re-enabled, there has not been a reset since the last programming; only the registers LCDDAx and LCDCTRL.ENA need to be reprogrammed. The LCD Controller Status Register (LCDSTATE) must also be written to clear any old status flags before re-enabling the LCD controller.

Once the LCD controller has been enabled, do not write new values to LCD registers except LCDCTRL.ENA or DIS or LCDDA0/1.

10.12.3 Disabling the Controller

The LCD controller can be disabled in two ways: regular and quick.

Regular disabling.

Regular disabling is accomplished by setting the disable bit, LCDCTRL.DIS. The other bits in LCDCTRL must not be changed — read the register, set the DIS bit, and rewrite the register. This method causes the LCD controller to stop cleanly at the end of a frame. The LCD Disable Done bit, LCDSTATE.LDD, is set when the LCD controller finishes displaying the last



frame, and the enable bit, LCDCTRL.ENA, is cleared automatically by hardware. LCDCTRL.DIS must be set zero when enabling the controller.

2 Quick disabling.

Quick disabling is accomplished by clearing the enable bit, LCDCTRL.ENA. The LCD controller will finish any current DMA transfer, stop driving the panel, setting the LCD Quick Disable bit (LCDSTATE.QD) and shut down immediately. This method is intended for situations such as a battery fault, where system bus traffic has to be minimized immediately so the processor can have enough time to store critical data to memory before the loss of power. The LCD controller must not be re-enabled until the QD bit is set, indicating that the quick shutdown is complete. Do not set the DIS bit when a quick disabling command has been issued.

NOTE: It is strongly recommended that software set the "LCD Module Stop Bit" in PMC to shut down LCDC clock supply to save power consumption after disable LCDC. Please refer to PMC for detailed information.

10.12.4 Resetting the Controller

At reset, the LCD Controller is disabled. All LCD Controller Registers are reset to the conditions shown in the register descriptions.

10.12.5 Frame Buffer & Palette Buffer

The starting address of frame buffer stored in external memory must be aligned to 4, 8 or 16 words boundary according to register LCDCTRL.BST. The length of buffer must be multiple of word (32-bit).

If LCDCTRL .BST = 0, align frame and palette buffer to 16 word boundary

If LCDCTRL .BST = 1, align frame and palette buffer to 8 word boundary

If LCDCTRL .BST = 2, align frame and palette buffer to 4 word boundary

One frame buffer contains encoded pixel data of multiple of screen lines; each line of encoded pixel data must be aligned to word boundary. If the length of a line is not the multiple of word, extra bits must be applied to reach a word boundary. It is suggested that the extra bits to be set zero.



11 Smart LCD Controller


11.1 Overview

The Smart LCD Controller transfers data from the display buffer to the LCD Module. It supports DMA operation and register operation.

Features:

- Supports a large variety of LCD Module from different vendors
- Supports parallel and serial interfaces
- Supports different size of display panel
- Supports different width of pixel data
- Supports DMA operation and register operation
- Supports Write Operation. Read Operation is not supported

11.2 Structure





11.3 Pin Description

Table 11-1 SLCD Pins Description

Name	I/O	Description	Interface
SLCD_RS	0	Command/Data Select Signal. The	Serial: RS
		polarity of the signal can be	Parallel: RS
		programmable.	
SLCD_CS	0	Chip Select Signal. The polarity of the	Serial: CS
		signal can be programmable.	Parallel: Sample Data
			with the edge of CS
SLCD_CLK	0	The clock of SLCD. The polarity of the	Serial or not used
		clock can be programmable.	
SLCD_DAT*1 [17:0]	0	The data of SLCD.	Serial:
			SLCD_DAT [15]
			Parallel:
			SLCD_DAT [17:0]
			SLCD_DAT [15:0]
			SLCD_DAT [7:0]

NOTE:

^{*1:} SLCD_DAT [15] is also use as data pin for serial. The SLCD pins are shared with LCDC. You can see the set of register LCDCFG.LCDPIN in LCDC spec.




11.4 Register Description

In this section, we will describe the registers in Smart LCD controller. Following table lists all the registers definition. All register's 32bit address is physical address. And detailed function of each register will be described below.

Name	Description	RW	Reset Value	Address	Access
					Size
MCFG	SLCD Configure Register	RW	0x0000	0x130500A0	32
MCTRL	SLCD Control Register	RW	0x00	0x130500A4	8
MSTATE	SLCD Status Register	RW	0x00	0x130500A8	8
MDATA	SLCD Data Register	RW	0x00000000	0x130500AC	32
MFIFO	SLCD FIFO	RW	0x00000000	0x130500B0	32

11.4.1 SLCD Configure Register (MCFG)

The register MCFG is used to configure SLCD.



Bits	Name	Descr	ription	RW
15:14	TRIGGER	FIFO trigger for DMA Operation.		RW
		Trigger Length Selection.		
		TRIGGER	Trigger Length	
		00	4 word	
		01	8 word	
		10	Reserved	
		11	Reserved	
13	Reserved	These bits always read 0, and writ	ten are ignored.	R



12:10 DWIDTH ^{*1}		Data Width.								
		DWIDTH	Data Width							
		000	18-bit once Parallel/Serial	71						
		001	16-bit once Parallel/Serial	$\exists 1$						
		010	8-bit third time Parallel	$\exists 1$						
		011	8-bit twice Parallel	$\exists 1$						
		100 8-bit once Parallel/Serial								
		111 9-bit twice Parallel								
		101~110	Reserved	$\exists 1$						
9:7	CWIDTH*1	Command Wid	dth.	RW						
		CWIDTH	Command Width							
		00	16-bit once							
		01	8-bit once							
		10	18-bit once							
		11	Reserved							
7:5	Reserved	These bits alw	vays read 0, and written are ignored.	R						
4	CSPLY	CS Polarity. (C	CS Polarity. (CS initial level will be different from CS Polarity)							
		0: Active Leve	l is Low							
		1: Active Leve	l is High							
3	RSPLY	RS Polarity.		RW						
		0: Command F	RS = 0, Data RS = 1							
		1: Command F	RS = 1, Data RS = 0							
2	Reserved	These bits alw	ays read 0, and written are ignored.	R						
1	CLKPLY	LCD_CLK Pol	arity.	RW						
		0: Active edge	s is Falling							
		1: Active edge	is Rising							
0	TTYPE	Transfer Type		RW						
		0: Parallel								
		1: Serial								

NOTE:

 $^{\mbox{\tiny *}1}\!\!:$ The set of DWIDTH and CWIDTH should keep to the rules as follows:


Interface Mode	Command Width	Data Width	Color
Parallel	18-bit	18-bit once	
	16-bit	16-bit once	
		9-bit twice	
	8-bit	8-bit once	
		8-bit twice	
		8-bit third times	
Serial	18-bit	18-bit once	
	16-bit	16-bit once	



8-bit	8-bit once	
	8-bit twice	
	8-bit third times	

11.4.2 SLCD Control Register (MCTRL)


MCTRL is SLCD Control Register.



Bits	Name	Description	RW					
7:1	Reserved	These bits always read 0, and written are ignored.	R					
0	DMATXEN	SLCD DMA Transfer Enable.	RW					
		is bit is only used for DMA automatic transfer.						
		1 This bit starts the automatic transfer of image data from						
		system memory to LCDM.						
		2 When DMAC finishes transferring the data, and the						
		MSTATE.BUSY bit is 0, you can clear DMATXEN bit to stop						
		DMA mode.						

11.4.3 SLCD Status Register (MSTATE)

The register of MSTATE is SLCD status register.




Bits	Name	Description	RW
7:1	Reserved	These bits always read 0, and written are ignored.	R
0	BUSY	Transfer is working or not.	RW
		This bit will be set to 1 when transfer is working. It will be cleared by	
		hardware when transfer is finished.	



	0: not busy	
	1: busy	

11.4.4 SLCD Data Register (MDATA)

The register MDATA is used to send command or data to LCM. When RS=0, the low 24-bit is used as command. When RS=1, the low 24-bit is used as data.



Bits	Name	Description	RW
31	RS	The RS bit of data register is used to decide the meanings of the low	RW
		24-bit.	
		0: data	
		1: command	
30:24	Reserved	These bits always read 0, and written are ignored.	R
23:0	DATA/CMD	Data or Command Register.	RW

11.4.5 SLCD FIFO (MFIFO)

The FIFO is used to send command or data to LCM. When RS=0, the low 24-bit is used as command. When RS=1, the low 24-bit is used as data.

	MF	IFO	1																										0x1	305	00	30
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RS			Res	serv	red													DA	TΑ	/ CN	ИD										
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31	RS	The RS bit of FIFO is used to decide the meanings of the low 24-bit.	RW
		0: data	
		1: command	
30:24	Reserved	These bits always read 0, and written are ignored.	R
23:0	DATA/CMD	Data or Command Register.	RW

202



11.5 System Memory Format

The format of Command and Data in system memory is as follows:

Command	RS [31] = 1	XXX [30:n+	+1]	Command	d [n:0]
	RS [31] = 0	XXX [30:24]		Data [23:0]	
Data {	RS [31] = 0	;] XXX	30:16]	Dat	a [15:0]
	RS [31] = 0		XXX [30:8]		Data [7:0]

11.5.1 Data format

1 24-bit color

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	Χ	Χ	Χ	Х	Χ	Χ	Χ	R7	R6	R5	R4	R3	R2	R1	R0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
G7	G6	G5	G4	G3	G2	G1	G0	B7	В6	B5	B4	В3	B2	B1	В0

2 18-bit color

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	R5	R4	R3	R2	R1	R0	Χ	Χ
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
G5	G4	G3	G2	G1	G0	Χ	Χ	B5	B4	В3	B2	B1	B0	Χ	Χ

3 16-bit color

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	В0

4 8-bit color

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	Χ	Χ	Χ	Χ	Χ	Χ	Х	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Х	Х	Χ	Χ	Χ	Χ	Χ	Χ	C7	C6	C5	C4	C3	C2	C1	C0



11.5.2 Command Format

1 18-bit command

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	Х	Χ	Х	C17	C16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0

2 16-bit command

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1	Х	Χ	Χ	Χ	Χ	Χ	Х	Χ	Х	Х	Χ	Χ	Х	Χ	Х
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0

3 8-bit command once

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1	Χ	Χ	Х	Χ	Χ	Χ	Χ	Х	X	Х	Χ	Χ	Χ	Χ	Х
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Х	Χ	Χ	Χ	Χ	Χ	Х	Х	C7	C6	C5	C4	C3	C2	C1	C0

4 8-bit command twice (Command = command part + data part, twice transfer)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1	Х	Х	Х	Χ	Х	Х	Χ	Х	Х	Х	Х	Χ	Х	Χ	Х
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Х	Х	Х	Х	Х	Х	Х	Х	C7	C6	C5	C4	C3	C2	C1	C0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1	Χ	Χ	Х	Χ	Χ	Χ	X	Х	Χ	Х	Χ	Χ	Χ	Χ	Χ
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	D7	D6	D5	D4	D3	D2	D1	D0

NOTE: The command is made up of command part and data part, but need twice transfer, and the first transfer is command part and the second transfer is data part. You need to divide the command into two parts by software.




11.6 Transfer Mode

Two transfer modes can be used: DMA Transfer Mode and Data Register Transfer Mode.


11.6.1 DMA Transfer Mode

Command and data can be recognized by RS bit coming from memory. The format of DMA transfer can be as follows:

1 Command and Data



2 Only Data



11.6.2 Register Transfer Mode


Each time you can write a command or a data to the register, then it will transfer the RS signal and data or command to LCM. Command and data can be recognized by RS bit coming from data register. The format of data register transfer can be as follows:






11.7 Timing

11.7.1 Parallel Timing



11.7.2 Serial Timing





11.8 Operation Guide

11.8.1 DMA Operation

1 Start DMA transfer.

- a Initial DMAC.
- b Set MCFG to configure SLCD.
- c Before starting DMA, Wait for MSTATE.BUSY == 0.
- d Set MCTRL.DMATXEN to 1 to start DMA transfer. (If you don't want to stop DMA transfer, you need not to check MSTATE.BUSY.)

2 Stop DMA transfer.

- a Check the status of DMAC, and stop DMAC.
- b Wait MSTATE.BUSY == 0.
- c Set MCTRL.DMATXEN to 0 to stop DMA transfer.

3 Restart DMA transfer.

When MCTRL.DMATXEN is set to 0, and then you want to restart DMA transfer at once, you should ensure that MCTRL.DMATXEN must keep low level at least three cycles of PIXCLK.

11.8.2 Register Operation

- 1 Set MCFG to configure SLCD.
- 2 Wait for MSTATE.BUSY == 0.
- 3 Set MDATA register.
- 4 Wait for MSTATE.BUSY == 0.
- 5 Set MDATA register.
- 6 Wait for MSTATE.BUSY == 0.
- 7



12 Image Process Unit


12.1 Overview

IPU (Image process unit) contains Resize and CSC (color space conversion), which is used for image post processing.

12.2 Features

- Input data
 - from external memory
- Input format
 - YUV /YCbCr (4:2:0, 4:2:2, 4:4:4, 4:1:1)
- Output format
 - RGB (565, 555, 888)
- Minimum input image size
 - 33x33
- Maximum input image size
 - 2047x2047
- Image resizing
 - Up scaling ratios up to 1:2 in fractional steps
 - Down scaling ratios up to 20:1 in fractional steps

12.3 Block Diagram





12.4 Data flow

12.4.1 Input Data

Y, U, V (or Y, Cb, Cr; following chapters use YUV for convenience) data would be load from external memory by DMA respectively.

12.4.2 Output Data

The data format after CSC is RGB (565, 555, 888), and the data would be stored back to the external memory by DMA.


12.4.3 Resize Coefficients LUT

The resize coefficients look up tables are preset by software according to specific format (see later chapter for detail). There are 2 tables support independent horizontal and vertical scaling. Each table has 20 entries that can accommodate up to 20 coefficients.



12.5 Register definition

12.5.1 IPU Control Register



Bits	Name	Description	R/W
31:10	Reserved	Writing has no effect, read as zero.	R
9	V_SCALE	Vertical direction scale flag. 0: down scaling; 1: up scaling.	RW
8	H_SCALE	Horizontal direction scale flag. 0: down scaling; 1: up scaling.	RW
7:4	Reserved	Writing has no effect, read as zero.	R
3	IPU_RST	Reset IPU. Writing 1: reset IPU; 0: no effect. Read as zero.	W
2	FM_IRQ_EN	Frame process finish interrupt enable. 1: enable; 0: disable.	RW
1	RSZ_EN	Resize enable. 1: enable; 0: disable.	RW
0	IPU_EN	IPU enable. 1: enable; 0: disable.	RW
		Once IPU is enabled, IPU keeps working until the flag	
		OUT_END in the status register IPU_STATUS is set value 1.	

NOTE: Setting value 1 to IPU_RST will reset all software visible IPU registers immediately. It is not recommended that stopping IPU abruptly by clearing IPU_EN when IPU is running (IPU_EN=1, OUT_END=0), or writing value 1 to IPU_RST when DMA (in or out) is working (IPU_EN=1, OUT_END=0), otherwise, the result is unpredictable.

12.5.2 IPU Status Register




Bits	Name	Description	R/W
31:1	Reserved	Writing has no effect, read as zero.	R



0	OUT_END	Output DMA termination flag. 1: finished; 0: not finished	R/W
		HW can only set 1 to it, while SW can only clear it to 0.	

NOTE: If IPU_CONTROL.FM_IRQ_EN has been set 1, once OUT_END is set value 1 which denotes a frame's post process done, an low level active interrupt request will be issued until corresponding software handler clear OUT_END to value 0.


12.5.3 Data Format Register



Bits	Name	Description	R/W
31:18	Reserved	Writing has no effect, read as zero.	R
17:16	OUT_FMT	Indicates the destination data format.	
		00: RGB555	
		01: RGB565	RW
		10: RGB888	
		11: reserved	
15:3	Reserved	Writing has no effect, read as zero.	R
2:0	IN_FMT	Indicates the source data format.	
		000: YUV 4:2:0	
		001: YUV 4:2:2	
		010: YUV 4:4:4	
		011: YUV 4:1:1	RW
		100: YCbCr 4:2:0	
		101: YCbCr 4:2:2	
		110: YCbCr 4:4:4	
		111: YCbCr 4:1:1	




12.5.4 Input Y Data Address Register




	Bits	Name	Description	R/W
3	1:0	Y_ADDR	The source Y data buffer's start address.	RW

12.5.5 Input U Data Address Register



Bits	Name	Description	R/W
31:0	U_ADDR	The source U data buffer's start address.	RW


12.5.6 Input V Data Address Register



Bits	Name	Description	R/W
31:0	V_ADDR	The source V data buffer's start address.	RW




12.5.7 Input Geometric Size Register



Bits	Name	Description	R/W
31:27	Reserved	Writing has no effect, read as zero.	R
26:16	IN_FM_W	The width of the input frame (unit: byte). Y's width equals this	
		value while the width of U/V or Cb/Cr is calculated by IPU	RW
		automatically in terms of the source data format.	
15:11	Reserved	Writing has no effect, read as zero.	R
10:0	IN_FM_H	The height of the input frame (unit: byte). Y's height equals this	
		value while the height of U/V or Cb/Cr is calculated by IPU	RW
		automatically in terms of the source data format.	


12.5.8 Input Y Data Line Stride Register



Bits	Name	Description	R/W
31:12	Reserved	Writing has no effect, read as zero.	R
11:0	Y_S	The row's stride of the source Y data in the external memory.	RW
		(unit: byte)	I KVV




12.5.9 Input UV Data Line Stride Register




Bits	Name	Description	R/W
31:28	Reserved	Writing has no effect, read as zero.	R
27:16	U_S	The row's stride of the source U data in the external memory.	RW
		(unit: byte)	
15:12	Reserved	Writing has no effect, read as zero.	R
11:0	V_S	The row's stride of the source V data in the external memory.	DW
		(unit: byte)	RW

12.5.10 Output Frame Start Address Register



Bits	Name	Description	R/W
31:0	OUT_ADDR	The output buffer's start address.	RW


12.5.11 Output Geometric Size Register






Bits	Name	Description	R/W
31:30	Reserved	Writing has no effect, read as zero.	R
29:16	OUT_FM_W	The width of the output destination frame (unit: byte).	RW
15:14	Reserved	Writing has no effect, read as zero.	R
13:0	OUT_FM_H	The height of the output destination frame (unit: byte).	RW

12.5.12 Output Data Line Stride Register



Bits	Name	Description	R/W
31:16	Reserved	Writing has no effect, read as zero.	R
15:0	OUT_S	The row's stride of the destination data buffer in the external	RW
		memory. (unit: byte)	


12.5.13 Resize Coefficients Table Index Register



Bits	Name	Description				
31:21	Reserved	riting has no effect, read as zero.				
20:16	HE_IDX	ndicates the last valid entry number of the horizontal resize LUT.				
15:5	Reserved	Writing has no effect, read as zero.				
4:0	VE_IDX	Indicates the last valid entry number of the vertical resize LUT.	RW			



12.5.14 CSC C0 Coefficient Register



Bits	Name	Description				
31:12	Reserved	Writing has no effect, read as zero.				
11:0	C0_COEF	The C0 coefficient of the YUV/YCbCr to RGB conversion.	RW			
		C0_COEF = [C0 * 1024 + 0.5]				

NOTE:

R = C0*(Y - X0) + C1*(Cr-128)

G = C0*(Y - X0) - C2*(Cb-128) - C3*(Cr-128)

B = C0*(Y - X0) + C4*(Cb-128)

12.5.15 CSC C1 Coefficient Register

Bits	Name	Description				
31:12	Reserved	Vriting has no effect, read as zero.				
11:0	C1_COEF	The C1 coefficient of the YUV/YCbCr to RGB conversion.	RW			
		C1_COEF = [C1 * 1024 + 0.5]	KVV			

NOTE:


R = C0*(Y - X0) + C1*(Cr-128)

G = C0*(Y - X0) - C2*(Cb-128) - C3*(Cr-128)

B = C0*(Y - X0) + C4*(Cb-128)



12.5.16 CSC C2 Coefficient Register



Bits	Name	Description				
31:12	Reserved	Writing has no effect, read as zero.	R			
11:0	C2_COEF	The C2 coefficient of the YUV/YCbCr to RGB conversion.	DW			
		C2_COEF = [C2 * 1024 + 0.5]	RW			

NOTE:

R = C0*(Y - X0) + C1*(Cr-128)

G = C0*(Y - X0) - C2*(Cb-128) - C3*(Cr-128)

B = C0*(Y - X0) + C4*(Cb-128)

12.5.17 CSC C3 Coefficient Register



Bits	Name	Description				
31:12	Reserved	Writing has no effect, read as zero.				
11:0	C3_COEF	he C3 coefficient of the YUV/YCbCr to RGB conversion.				
		3_COEF = [C3 * 1024 + 0.5]				

NOTE:


R = C0*(Y - X0) + C1*(Cr-128)

G = C0*(Y - X0) - C2*(Cb-128) - C3*(Cr-128)

B = C0*(Y - X0) + C4*(Cb-128)




12.5.18 CSC C4 Coefficient Register



Bits	Name	Description	R/W			
31:12	Reserved	Writing has no effect, read as zero.	R			
11:0	C4_COEF	The C4 coefficient of the YUV/YCbCr to RGB conversion.	RW			
	C4_COEF = [C4 * 1024 + 0.5]					
NOTE:	•					
R = C0	0*(Y - X0) + C	1*(Cr-128)				
G = C0*(Y - X0) - C2*(Cb-128) - C3*(Cr-128)						
B = C0	B = C0*(Y - X0) + C4*(Cb-128)					

12.5.19 Horizontal Resize Coefficients Look Up Table Register group



Bits	Name	Description	R/W				
31:13	Reserved	Writing has no effect, read as zero.	R				
9:2	W_COEF	Weighting coefficients, 8 bits length, that is to say the precision is					
		1/128.					
		For up-scaling,					
		$W_k = 1 - (k*n/m - [k*n/m]), k = 0, 1, m-1.$					
		For down-scaling,					
		for (t=0, k=0; k < n; k++) {					
		If $([(t*n+1)/m] - k >= 1) \{ W_k = 0; \}$					
		else if $((t*n+1)/m - k == 0) \{ W_k = 1; t++; \}$					
		else { $W_k = 1 - ((t^*n+1)/m - [t^*n/m]); t++;}$					
		}					
		W_COEF _k = [128 * W _k]					



		Here n stands for original pixel points, m stands for pixel points	
		after resize. For example down-scaling 5:3, n = 5, m = 3. Moreover,	
		m and n are prime, that is, for example 8:2 should be converted to	
		4:1.	
		When IPU_CONTROL.RSZ_EN set as 1 and m:n = 1:1, all	
		coefficients should be calculated as up-scale case.	
1	IN_EN	Flag for whether new pixel would be used.	RW
		IN_EN = 0, no new pixel	
		IN_EN = 1, one new pixel	
		In down scale case, IN_EN always equals 1.	
		In up scale case,	
		For (i=0, k=0; k < m; k++) {	
		If(i<= k*n/m) { IN_EN _k = 1; i++;}	
		else { IN_EN _k =0;}	
		}	
0	OUT_EN	Flag for whether current interpolation would be output.	RW
		OUT_EN = 0, current interpolation would not be output	
		OUT_EN = 1, current interpolation would be output	
		In up scale case, OUT_EN always equals 1.	
		In down scale case,	
		For (t=0, k=0; k < n; k++) {	
		If([(t*n+1)/m] - k >=1)	
		$OUT_EN_k = 0;$	
		else {OUT_EN _k =1; t++;}	
		}	



NOTE:

The coefficient number equals to max (m, n). HLUT (horizontal look up table) and VLUT (vertical look up table) are independent, so the two tables may have different coefficient number. Therefore,

$$RSZ_COEF_INDEX.VIDX$$
 = The coefficient number of $VLUT-1$

RSZ_COEF_INDEX.HIDX = The coefficient number of HLUT – 1

Moreover, when m=1 for down-scaling, discard above formula and use following rules:

- 1 $W_COEF_0 = 64 (W_0 = 0.5)$, and $W_COEF_{1 \sim n-1} = 0$.
- 2 IN_EN always equals 1.
- 3 OUT_EN₀ = 1, and OUT_EN_{1 ~ n-1} = 0.

Following are two examples of setting LUT:

Resize coefficients for 7:3


W	W_COEF	IN_EN	OUT_EN	Pixel	Pixel	OUT
				1	2	
2/3	85	1	1	P [0]	P [1]	P [0] * 2/3 + P [1] * 1/3
0	0	1	0	P [1]	P [2]	No new pixel out
1/3	42	1	1	P [2]	P [3]	P [2] * 1/3 + P [3] * 2/3
0	0	1	0	P [3]	P [4]	No new pixel out
0	0	1	0	P [4]	P [5]	No new pixel out
1	128	1	1	P [5]	P [6]	P [5] * 1 + P [6] * 0
0	0	1	0	P [6]	P [7]	No new pixel out

Resize coefficients for 3:5

W	W_COEF	IN_EN	OUT_EN	Pixel	Pixel	OUT
				1	2	
1	128	1	1	P [0]	P [1]	P [0] * 1 + P [1] * 0
2/5	51	0	1	P [0]	P [1]	P [0] * 2/5 + P [1] * 3/5
4/5	102	1	1	P [1]	P [2]	P [1] * 4/5 + P [2] * 1/5
1/5	25	0	1	P [1]	P [2]	P [1] * 1/5 + P [2] * 4/5
3/5	76	1	1	P [2]	P [3]	P [2] * 3/5 + P [3] * 2/5



12.5.20 Vertical Resize Coefficients Look Up Table Register group



Function descriptions are same as horizontal LUT.



12.6 Calculation for Resized width and height

For software, to preset correct value for register OUT_GS, please refer to following formula. Set IW stand for original input frame width, IH stand for original input frame height, OW stand for new frame width after resize, OH stand for new frame height after resize.

In Up-scale case (n < m):

```
If [(IW - 1) * (m/n)] * (n/m) ==(IW-1) then

OW = [(IW - 1) * (m/n)] + 1;

Else OW = [(IW - 1) * (m/n)] + 2;

If [(IH - 1) * (m/n)] * (n/m) == (IH-1) then

OH = [(IH - 1) * (m/n)] + 1;

Else OH = [(IH - 1) * (m/n)] + 2;
```

In Down-scale case (n>m):

```
If [(IW - 1) * (m/n)] * (n/m) ==(IW-1) then

OW = [(IW - 1) * (m/n)];

Else OW = [(IW - 1) * (m/n)] + 1;

If [(IH - 1) * (m/n)] * (n/m) ==(IH-1) then

OH = [(IH - 1) * (m/n)];

Else OH = [(IH - 1) * (m/n)] + 1;
```

For example:

A 36x46 frame with the horizontal resize ratio of 4:5 (up-scale) and vertical resize ratio of 7:6 (down-scale), by the expressions above we get its new size after resize from the following process.

```
For Width: [(36 - 1) * (5/4)] * (4/5) = 34.4 \neq (36-1)


So OW = [(36 - 1) * (5/4)] + 2 = 45

For Height: [(46 - 1) * (6/7)] * (7/6) = 44.33 \neq (46 - 1)

So OH = [(46 - 1) * (6/7)] + 1 = 39
```



12.7 IPU Initialization Flow





Set input frame size:

-- Input frame width (Eg: 288x188 frame)

 $(IN_FM_GS.IN_FM_W = 288)$

-- Input frame height (Eg: 288x188 frame)

 $(IN_FM_GS.IN_FM_H = 188)$

- -- Y frame stride (Y_STRIDE.Y_S)
- -- U frame stride (UV_STRIDE.U_S)
- -- V frame stride (UV_STRIDE.V_S)

NOTE: Frame width/height value should be restricted according to frame format (ensure it is a legal size). In the case of 411 the value should be multiple of 4. In the case of 420/422 the value should be multiple of 2. In the case of 444 the value can be any integer in the legal range (33 ~ 2047). Moreover, the stride value should be set to ensure frames' every line start address are word aligned.

Set input/output data start address:

- -- Y frame start address (Y_ADDR.Y_ADDR)
- -- U frame start address (U_ADDR.U_ADDR)
- -- V frame start address (V_ADDR.V_ADDR)
- -- Output frame start address

(OUT_ADDR.OUT_ADDR)

NOTE: Y/U/V frame start address must be word aligned. Output frame start address can be half-word or word aligned except RGB888 format, which should be word

Set output frame size:

-- Output frame width

(OUT_GS.OUT_FM_W)

-- Output frame height

(OUT_GS.OUT_FM_H)

-- Output frame stride

(OUT_STRIDE.OUT_S)

NOTE: Since the unit is byte, the exact values filled in are the pixel numbers left shifted by 1 or 2 according to output format. For example: RGB888, each pixel takes 4 bytes, so the width value is pixel numbers * 4. Hence, a RGB888 format output frame with size of 120x80 and stride of 124, their value should be filled as: OUT_GS.OUT_FM_W=120<<2;



Set CSC coefficients:

 $CSC_CO_COEF = 0x400(YUV)/0x4A8(YCbCr)$


 $CSC_C1_COEF = 0x59C(YUV)/0x662(YCbCr)$

 $CSC_C2_COEF = 0x161(YUV)/0x191(YCbCr)$

 $CSC_C3_COEF = 0x2DC(YUV)/0x341(YCbCr)$

CSC C4 COEF = 0x718(YUV)/0x811(YCbCr)

NOTE: More information reference to the following attached Table A-1.



Set Vertical direction scale flag:

(IPU_CONTROL.V_SCALE)

Set Horizontal direction scale flag:

(IPU_CONTROL.H_SCALE)

NOTE: For example, Vertical resize ratio is 4:5 and Horizontal resize ratio is 7:6, that is vertical up-scale and horizontal down-scale, so these two bits should be set as: IPU_CONTROL.V_SCALE=1;



Set resize coefficients table index register

- -- Vertical LUT (RSZ_COEF_INDEX.VE_IDX)
- -- Horizontal LUT (RSZ_COEF_INDEX.HE_IDX)

NOTE: For example, Vertical resize ratio is 3:5 and Horizontal resize ratio is 7:2, according to the calculation expressions in LUT register group's description table, Vertical LUT has 5 coefficients and Horizontal LUT has 7 coefficients. So they should be set as:

RSZ_COEF_INDEX.VE_IDX=4 (VLUT index from 0~4). RSZ_COEF_INDEX.HE_IDX=6 (HLUT index from 0~6).



Set Vertical direction Look-Up Table:

(VRSZ COEF LUT)

Set Horizontal direction Look-Up Table:

(HRSZ_COEF_LUT)

NOTE: Refer to calculation expressions in LUT register group's description.









Table 12-1 YUV/YCbCr to RGB CSC Equations

Input data	Matrix	CSC_COEF register values
	R = C0*(Y - X0) + C1*(V-128)	CSC_C0_COEF = 0x400
	G = C0*(Y - X0) - C2*(U-128) - C3*(V-128)	CSC_C1_COEF= 0x59C
	B = C0*(Y - X0) + C4*(U-128)	CSC_C2_COEF = 0x161
	X0: 0	CSC_C3_COEF = 0x2DC
YUV	C0: 1	CSC_C4_COEF = 0x718
	C1: 1.4026	
	C2: 0.3444	
	C3: 0.7144	
	C4: 1.7730	
	R = C0*(Y - X0) + C1*(Cr-128)	CSC_C0_COEF = 0x4A8
	G = C0*(Y - X0) - C2*(Cb-128) - C3*(Cr-128)	CSC_C1_COEF = 0x662
	B = C0*(Y - X0) + C4*(Cb-128)	CSC_C2_COEF = 0x191
	X0: 16	CSC_C3_COEF = 0x341
YCbCr	C0: 1.164	CSC_C4_COEF = 0x811
	C1: 1.596	
	C2: 0.391	
	C3: 0.813	
	C4: 2.018	

Table 12-2 Output data package format



226



NOTE:

All R/G/B data are little-endian type; all the empty bits in the above figure are filled with 0.

Bit-31 Bit-0 Y (3,0) Y (2,0) Y (1,0) Y (0,0) Y Frame start Address, Line 0 start Y (7,0) Y (6,0) Y (5,0) Y (4,0) Y Frame Line 0, other entries of memory Y Frame Y Line 0 end -- Y (117,0), from here Data out of frame Y (117,0) Y (116,0) to Line 0 start stands for frame width Y (0,1) Y Frame Line 1 start, from Line 0 start Y (3,1) Y (2,1) Y (1,1) to here stands for the Y stride value ... Y (117,79) Y (116,79) Y Frame end -- Y (117,79) U (1,0) U (3,0) U (2,0) U (0,0) U Frame start Address, Line 0 start U Frame Out data U (58,0) U (57,0) U (56,0) U Frame Line 0 end -- U (58,0) Out data U (58,39) U (57,39) U (56,39) U Frame end -- U (58,39) V Frame V (3,0) V (2,0) V (1,0) V (0,0) V Frame start Address, Line 0 start Out data V (58,39) V (57,39) V (56,39) V Frame end -- V (58,39)

Example: YUV420 118x80 frame

Figure 12-1 Source Data storing format in external memory

NOTES:

- 1 Every line's start address should be word aligned.
- 2 All pixel data should be stored as little-endian format.
- 3 Destination data (RGB) storing format in external memory is similar with above figure, but RGB555 and RGB565 frame's every line start address can be half-word aligned (RGB888 frame still need word aligned).



13 Internal CODEC

13.1 Overview

This chapter describes internal audio CODEC embedded in the processor and related software interface.

The internal CODEC is an I2S audio CODEC with 18 bits DAC and 16 bits ADC. It also has several memory mapped registers used to control and configure the CODEC. AIC is used to interface to the CODEC for audio data replaying and recording.

13.1.1 Features

The following are internal CODEC features:

- DAC
 - 18 bits sample size, SNR 90dB
- ADC
 - 16 bits sample size, SNR 85dB
- Sample rate
 - 8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz and 48kHz
- Head phone amplifier to support up to 16ohm load
- Anti-pop for head phone out
- Low power dissipation mode
- Digital volume control

13.1.2 Signal Descriptions

CODEC has $5 \sim 7$ signal IO pins depending on various chips. They are listed and described in Table 13-1.

Table 13-1 CODEC signal IO pin description

Pin Names	Ю	4740 Loc	4720 Loc	IO Cell Char.	Pin Description	Power
LHPO	АО	E14			LHPO: Left headphone out	
RHPO	АО	E13			RHPO: Right headphone out	
MICIN	ΑI	D14		MICIN: Microphone input		VDD _{CDC}
MICBIAS	AO	E15		MICBIAS: Microphone bias		VDD _{CDC}
LLINEIN	Al	D12			LLINEIN: Left line input	
RLINEIN	Al	D13			RLINEIN: Right line input	
VREF	АО	E12			VREF: Voltage Reference Output. An electrolytic	



Pin Names	Ю	4740 Loc	4720 Loc	IO Cell Char.	Pin Description	Power
					capacitor more than 10µF in parallel with a 0.1µF ceramic capacitor attached from this pin to VSSCDC eliminates the effects of high frequency noise	
VDDHP	Р	G12			VDDHP: Headphone amplifier power, 3.3V	-
VSSHP	Р	G10			VSSHP: Headphone amplifier ground	-
VDDCDC	Р	D11			VDDCDC: CODEC analog power, 3.3V	_
VSSCDC	Р	F9			VSSCDC: CODEC analog ground	_

13.1.3 Block Diagram




Figure 13-1 CODEC block diagram




Figure 13-2 Internal CODEC works with AIC



13.2 Register Descriptions

The internal CODEC software interface includes 2 registers. They are mapped in IO memory address space so that program can access them to control the operations of the CODEC.

Table 13-2 Internal CODEC Registers Description

Name	Description	RW	Reset value	Address	Size
CDCCR1	CODEC Control Register 1	RW	0x021B2302	0x10020080	32
CDCCR2	CODEC Control Register 2	RW	0x00170803	0x10020084	32

- CDCCR1 is used to control MIC input, LINE input, headphone out, ADC, DAC, CODEC suspend/reset and anti-pop procedures.
- CDCCR2 is used to control values or gains of MIC input, LINE input and headphone, and audio sample rate.

13.2.1 CODEC Control Register 1 (CDCCR1)

CDCCR1 contains bits to control MIC input, LINE input, headphone out, ADC, DAC, CODEC suspend/reset and anti-pop procedures. Set AICFR.ICDC to 1 before write to this register, or the effect is undefined.

	CDC	CCI	R1																										0x	100	200	080
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved		ELININ	EMIC	SW10N	EADC	SW2ON	EDAC		Reserved		PDVR	PDVRA	VRPLD	VRCGL	VRCGH	Reserved	HPMUTE	HPOV0	HPCG	HPPLDM	HPPLDR	PDHPM	PDHP		R	lese	erve	d		SUSPD	RST
RST	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	1	0	0	1	0	0	0	1	1	0	0	0	0	0	0	1	0

Bits	Name			Description		RW					
31:30	Reserved	Write	s to these bits	have no effect and always rea	ad as 0.	R					
29	ELININ	LINE	input enabled	l.		RW					
			ELININ	Description							
			0	LINE input is disabled							
			1	LINE input is enabled							
28	EMIC	MIC	input enabled.								
			EMIC	Description							
			0	MIC input is disabled							
			1	MIC input is enabled							
27	SW10N	Swite	Switch 1 (SW1) in CODEC is on. When switch 1 is on, the input audio is								
		taker	n by the output	t audio mixer and sends to the	headphone output.						
			SW10N	Description	on						
		0		SW1 is off							



		1	SW1 is on									
26	EADC	Enable ADC.		RW								
		EADC	Description									
		0	The ADC is disabled. No AD convert can be down									
		1	The ADC is enabled									
25	SW2ON	Switch 2 (SW2) in CODEC is on. When switch 2 is on, the audio from	RW								
		DAC is taken b	y the output audio mixer and sends to the headphone									
		output. If this s	witch is off, DAC audio cannot be heard.									
		SW2ON	Description									
		0	SW2 is off									
		1	SW2 is on									
24	EDAC	Enable ADC.		RW								
		EADC	Description									
		0	The DAC is disabled. No DA convert can be down									
		1	The DAC is enabled									
23:21	Reserved	Writes to these	bits have no effect and always read as 0.	R								
20	PDVR	Power down V	ref.	RW								
19	PDVRA	Power down V	ref amplifier.	RW								
18	VRPLD	Vref pull-down.		RW								
17	VRCGL	Charge Vref ca	arge Vref capacitors with lower current.									
16	VRCGH	Charge Vref ca	arge Vref capacitors with lower current. arge Vref capacitors with high current.									
15	Reserved	Writes to these	bits have no effect and always read as 0.	R								
14	HPMUTE	Headphone Mu	ite.	RW								
		HPMUT	E Description									
		0	Headphone is not mute									
		1	Headphone is mute									
13	HPOV0	Headphone an	plifier value changed at the audio over zero. This bit	RW								
		should be set t	o 1 in most cases to prevent noise when change HP									
		amplifier value	by change HPVOL. It must be set to 0 in linear anti pop									
		procedure.										
		HPOV0	Description									
		0	Headphone amplifier value changed at any time									
		1	Headphone amplifier value changed at the audio									
			over zero									
12	HPCG	Change HP.		RW								
11	HPPLDM	Pull-down HP i		RW								
10	HPPLDR	Pull-down HP i		RW								
9	PDHPM	Power down H		RW								
8	PDHP	Power down H		RW								
7:2	Reserved		bits have no effect and always read as 0.	R								
1	SUSPD	CODEC suspend. When this bit is 1, CODEC is forced to suspend mode, RV										



			ch consumes minimum power. Before headphone amplifier turn on								
		which consun	hich consumes minimum power. Before headphone amplifier turn on								
		procedure, ch	ocedure, change this bit to 0. If HP amplifier is on, please turn it off								
		before set this	bit to 1. Otherwise, pop noise will be found. Please								
		reference to 1	ference to 13.3.3 for more details about CODEC power consumption.								
0	RST	Reset the CO	DEC. The RST should be kept for at least 2us. It should no	t RW							
		reset CODEC	for too long time. Don't reset CODEC during replay/record	,							
		or noise will b	e found. The CODEC should be reset every time before it								
		wakes up or p	ower on.								
		RST	RST Description								
		0	CODEC is not reset								
		1	1 CODEC is reset								

13.2.2 CODEC Control Register 2 (CDCCR2)

CDCCR2 contains bits to control values or gains of MIC input, LINE input and headphone, and audio sample rate. Set AICFR.ICDC to 1 before write to this register, or the effect is undefined.

	CDCCR2																					0x	100	2008	4
Bit	31 30 29	28 27 2	26 25	24	23 2	2 21	20	19 1	8 17	16	15	14 1	3 12	11	10	9	8	7	6	5	4	3	2	1 (1
		Res	erved					AIN\	VOL		Re	esen	/ed		SMI	PR		- 7	Reserved	MICBG)	Recented	2	HPVOL	
RST	0 0 0	0 0	0 0	0	0 (0 0	1	0 1	1	1	0	0 (0 0	1	0	0	0	0	0	0	0	0	0	1 1	

Bits	Name		Description rites to these bits have no effect and always read as 0.										
31:21	Reserved	Write	s to these bits	have no effect and alv	vays rea	ad as 0.		R					
20:16	AINVOL	The a	audio input pro	grammable gain ampli	fier volu	me control. It	influences	RW					
		both	MIC input and	line input volume.		_							
			AINVOL	Gain									
			0	-34.5 dB									
			1	-33.0 dB									
				(AINVOL * 1.5) – 34.5									
			23	23 0 dB									
			30	+10.5 dB									
			31	+12.0 dB									
15:12	Reserved	Write	s to these bits	have no effect and alv	vays rea	ad as 0.		R					
11:8	SMPR	The a	audio sample r	ate. There is an error	of 0.04%	exists for so	ome	RW					
		samp	ample rates. The sample rate for ADC and DAC is the same if they work										
		in the	n the same time. SMPR should be changed during AIC register										
		AICC	R.EREC=0 ar	nd AICCR.ERPL=0, or	noise m	ay be record	ed/heard.						
	_		SMPR Nominal Sample Actual Sample										



	1	1					1	
				Rate (kHz)	Rate (kHz)			
			0000	8	8			
			0001	11.025	11.029			
			0010	12	12			
			0011	16	16			
			0100	22.05	22.059			
			0101	24	24			
			0110	32	32			
			0111	44.1	44.118			
			1000	48	48			
7:6	Reserved	Write	es to these bits	have no effect and alv	ways read as 0.		R	
5:4	MICBG	MIC	Boost Gain.				RW	
			MICBG	MIC Boost Gai	n			
			00	0 dB				
			01	6 dB				
			10	12 dB				
			11	20 dB				
3:2	Reserved	Write	s to these bits	have no effect and alv	ways read as 0.		R	
1:0	HPVOL	Head	dphone amplifi	er volume control. In ca	ase of HPVOL='b	11, the	RW	
		maxi	mum positive	sample data produces	0 voltage in HPC	OUT while		
		maxi	mum negative	sample data produces	S VDDHP voltage	. The		
		maxi	mum peak-to- _l	peak voltage is VDDHI	P. In case of HPV	OL='b00, The		
		maxi	mum HPOUT	OUT peak-to-peak voltage is half of VDDHP and the middle				
		of the	e wave is still \	/REF voltage.				
			HPVOL	Gain				
			00	0 dB				
			01	2 dB				
			10	4 dB				
			11	6 dB				



13.3 Operation

The internal CODEC can be accessed by the processor using programmed I/O instructions via memory mapped registers. CODEC memory mapped registers are only for the CODEC controlling. The audio data transferring, i.e. audio replaying and recording, is down by AIC. AIC still takes the role of I2S controller where CODEC memory mapped registers take the role of CODEC controlling interface just like L3 bus or I2C bus for an external CODEC. We will refer to many AIC operations and registers in the following audio operation descriptions. Please reference to AIC spec for the details.

13.3.1 Initialization

At power-on or other hardware reset (WDT, wakeup from hibernating mode and etc), The CODEC is reset and is put in suspend mode. The CODEC is also be reset at the time it leaves suspend mode. So if there's error found in the CODEC, set CDCCR.SUSPD to 1 and then set it to 0 will reset CODEC from the error.

To use the internal CODEC with AIC, several AIC registers should be set as:

AICFR.ICDC = 1

AICFR.AUSEL = 1

AICFR.BCKD = 0

AICFR.SYNCD = 0

I2SCR.AMSL = 0

13.3.2 CODEC controlling and typical operations

Table 13-3 CODEC settings in various applications

SUSPD	ELININ	EMIC	Set MICBG	Set AINVOL	EADC	SW10N	EDAC	SW2ON	Set SMPR	HP Amp	HPMUTE	Set HPVOL	Applications
0	0	0	Ν	Ν	0	0	1	1	Υ	ON	0	Υ	Audio data replay
0	1	0	Ν	Υ	0	1	1	1	Υ	ON	0	Υ	Audio data replay mixed with LINE input
0	0	1	Υ	Υ	0	1	1	1	Υ	ON	0	Υ	Audio data replay mixed with MIC input
0	1	1	Υ	Υ	0	1	1	1	Υ	ON	0	Υ	Audio data replay mixed with MIC and LINE input
0	0	1	Υ	Υ	1	0	1	1	Υ	ON	0	Υ	Audio data replay while record MIC input
0	1	0	Ν	Υ	0	1	0	0	Ν	ON	0	Υ	Playback LINE input audio
0	1	0	Ν	Υ	1	0	0	0	Υ	ON	1	Z	Record LINE input audio without playback 1 ^[1]
0	1	0	N	Υ	1	?	0	?	Υ	OFF	?	Z	Record LINE input audio without playback $2^{[2]}$
0	1	0	Ν	Υ	1	1	0	0	Υ	ON	0	Υ	Record LINE input audio with playback



0	0	1	Υ	Υ	0	1	0	0	Ν	ON	0	Υ	Playback MIC input audio
0	0	1	Υ	Υ	1	0	0	0	Υ	ON	1	Ν	Record MIC input audio without playback 1 ^[1]
0	0	1	Υ	Υ	1	?	0	?	Υ	OFF	?	Ν	Record MIC input audio without playback 2 ^[2]
0	0	1	Υ	Υ	1	1	0	0	Υ	ON	0	Υ	Record MIC input audio with playback
0	1	1	Υ	Υ	0	1	0	0	Ν	ON	0	Υ	Playback MIC/LINE mixed input audio
0	1	1	Υ	Υ	1	0	0	0	Υ	ON	1	Ν	Record MIC/LINE mixed input audio without playback 1 ^[1]
0	1	1	Υ	Υ	1	?	0	?	Υ	OFF	?	Z	Record MIC/LINE mixed input audio without playback 2 ^[2]
0	1	1	Υ	Υ	1	1	0	0	Υ	ON	0	Υ	Record MIC/LINE mixed input audio with playback
1	?	?	?	?	?	?	?	?	?	?	?	?	CODEC is off, no action can be taken

NOTES:

- 1 [1]: HP amplifier turn on/turn off procedures are complicate and may produce noise.
- 2 [2]: Turn off HP amplifier can save power.

Table 13-3 lists the CODEC settings in many applications. Following are more details for some typical operations.

13.3.2.1 Audio data replay

To replay audio data to the internal CODEC, please consult the following steps.

- 1 Turn HP amplifier on if it is off or the CODEC is suspended.
- 2 Set CDCCR1.ELININ=0, CDCCR1.EMIC=0, CDCCR1.EADC=0, CDCCR1.SW1ON=0, CDCCR1.EDAC=1, CDCCR1.SW2ON=1, CDCCR1.HPMUTE=0.
- 3 Set proper HP amplifier volume CDCCR2.HPVOL.
- 4 Set proper sample rate CDCCR2.SMPR.
- 5 Set proper sample size AICCR.OSS.
- 6 Configure other audio replaying features.
- 7 Configure AIC TX-FIFO, interrupt.
- 8 Setup DMA and interrupt for audio data.
- 9 Set AICCR.ERPL=1 to replay.
- 10 After finished the data replaying, set AICCR.ERPL=0.

13.3.2.2 Audio data replay while record MIC input without playback

To replay audio data to the internal CODEC, in the same time, record audio from the internal CODEC MIC input without playback them, please consult the following steps.

- 1 Turn HP amplifier on if it is off or the CODEC is suspended.
- 2 Set CDCCR1.ELININ=0, CDCCR1.EMIC=1, CDCCR1.EADC=1, CDCCR1.SW1ON=0,



- CDCCR1.EDAC=1, CDCCR1.SW2ON=1, CDCCR1.HPMUTE=0.
- 3 Set proper MIC boost gain volume CDCCR2.MICBG, input amplifier volume CDCCR2.AINVOL and HP amplifier volume CDCCR2.HPVOL.
- 4 Set proper ADC and DAC sample rate CDCCR2.SMPR.
- 5 Set proper DAC sample size AICCR.OSS and ADC sample size AICCR.ISS to 16 bits.
- 6 Configure other audio replaying features.
- 7 Configure AIC TX-FIFO, RX-FIFO, interrupt.
- 8 Setup DMA and interrupt for both incoming and outgoing audio data.
- 9 Set AICCR.ERPL=1 to replay and AICCR.EREC=1 to record.
- 10 After finished the data replaying, set AICCR.ERPL=0.
- 11 After finished the record, set AICCR.EREC=0.

13.3.2.3 Playback LINE input audio

To playback audio LINE input in the internal CODEC, please consult the following steps.

- 1 Turn HP amplifier on if it is off or the CODEC is suspended.
- 2 Set CDCCR1.ELININ=1, CDCCR1.EMIC=0, CDCCR1.EADC=0, CDCCR1.SW1ON=1, CDCCR1.EDAC=0, CDCCR1.SW2ON=0, CDCCR1.HPMUTE=0.
- 3 Set proper input amplifier volume CDCCR2.AINVOL and HP amplifier volume CDCCR2.HPVOL.

13.3.2.4 Record LINE input audio with playback

To record audio from the internal CODEC LINE input, in the same time playback them, please consult the following steps.

- 1 Turn HP amplifier on if it is off or the CODEC is suspended.
- 2 Set CDCCR1.ELININ=1, CDCCR1.EMIC=0, CDCCR1.EADC=1, CDCCR1.SW1ON=1, CDCCR1.EDAC=0, CDCCR1.SW2ON=0, CDCCR1.HPMUTE=0.
- 3 Set proper input amplifier volume CDCCR2.AINVOL and HP amplifier volume CDCCR2.HPVOL.
- 4 Set proper sample rate CDCCR2.SMPR.
- 5 Set sample size AICCR.ISS to 16 bits.
- 6 Configure other audio record features.
- 7 Configure AIC RX-FIFO, interrupt.
- 8 Setup DMA and interrupt for audio data.
- 9 Set AICCR.EREC=1 to record.
- 10 After finished the record, set AICCR.EREC=0.



13.3.2.5 Record MIC input audio without playback 2

To record audio from the internal CODEC MIC input without playback them, please consult the following steps.

- 1 If HP amplifier is on, turn it off.
- 2 Set CDCCR1.SUSPD=0, CDCCR1.ELININ=0, CDCCR1.EMIC=1, CDCCR1.EADC=1, CDCCR1.EDAC=0.
- 3 Set proper MIC boost gain volume CDCCR2.MICBG and input amplifier volume CDCCR2.AINVOL.
- 4 Set proper sample rate CDCCR.SMPR.
- 5 Set sample size AICCR.ISS to 16 bits.
- 6 Configure other audio record features.
- 7 Configure AIC RX-FIFO, interrupt.
- 8 Setup DMA and interrupt for audio data.
- 9 Set AICCR.EREC=1 to record.
- 10 After finished the record, set AICCR.EREC=0.

13.3.3 Power saving



13.3.4 Pop noise and the reduction of it

The internal CODEC includes an amplifier for headphone output. The pop noise when headphone amplifies turning on and turning off (power on/off) is normally an issue for an audio CODEC. In this processor, we provide several approaches to reduce the pop noise.

The sound of the headphone depends on the voltage change of the HPOUT pins. The HPOUT voltage changing speed decides the sound tune and the changing range decides the sound magnitude. VREF is the reference voltage. It will be Vm, the half of VDDCDC and is the middle voltage of HPOUT when CODEC is working. The HPOUT and VREF voltage should be bring to Vm after this chip and the CODEC power on and before play audio from it. No noise will be found when start play audio in case of HPOUT and VREF are Vm. So the key point is bringing VREF and HPOUT to Vm in a noise free and fast procedure.

13.3.4.1 Charge and discharge of VREF and HPOUT

The timing values listed in the following tables are measured in the condition of:

- Two 220uF capacitors are connected to HPOUTL and HPOUTR pins respectively.
- 0.1uF + 10uF capacitors are connected to VREF pin.
- Room temperature.

The standard deviation (σ) of the timing is also listed as well as the average timing value. According to statistical theory, the average timing $\pm 3\sigma$ covers 99.7% cases, $\pm 4\sigma$ covers 99.994% cases. So the (average + 4σ) timing value is recommended.

Table 13-4 Charge VREF to the middle voltage Vm

Operation	Timing	No Noise Condition
Set CDCCR1 =	VREF 0→Vm: 0.8±?s	
0x000b2302		
Set CDCCR1 =	VREF 0→Vm: 50±?ms?	
0x00002302?		

NOTES:

- 1 In case of CDCCR1 = 0x000b2302, the whole CODEC power consumption is about 410uA.
- 2 In case of CDCCR1 = 0x00002302, the whole CODEC power consumption is about ?uA.

Table 13-5 Charge HPOUT to the middle voltage Vm

Operation	Timing	No Noise Condition
Replay data from	HPOUT 0→Vm: 500±?ms	VREF = Vm, HPOUT start from 0V,
0x1FFFF to 0		CDCCR2.HPVOL=3, CDCCR1.HPOV0=0



Table 13-6 Charge VREF and HPOUT to the middle voltage Vm

Operation	Timing	No Noise Condition
Set CDCCR1 =	VREF 0→Vm: 0.8±?s	Both VREF and HPOUT start from 0V
0x00033302	HPOUT 0→Vm: 1.5±?s	
	HPOUT (Vm – 0.1V)→Vm: 0.7±?s	VREF = Vm, HPOUT > (Vm – 0.1V)

NOTE: In case of CDCCR1 = 0x00033302, the whole CODEC power consumption is about 1mA.

Table 13-7 Discharge HPOUT to 0V

Operation	Timing	No Noise Condition
Set CDCCR1 =	HPOUT Vm→0: 1.7±?s	Change to CDCCR1 = 0x001b2302 first
0x001b2102		

NOTE: In case of CDCCR1 = 0x001b2102, the whole CODEC power consumption is < 0.1uA.

Table 13-8 Discharge VREF to 0V

Operation	Timing	No Noise Condition
Set CDCCR1 =	VREF Vm→0: 3±?ms	
0x001f2302		

NOTE: In case of CDCCR1 = 0x001f2302, the whole CODEC power consumption is < 0.1uA.

Table 13-9 Discharge VREF and HPOUT to 0V

Operation	Timing	No Noise Condition
Set CDCCR1 =	HPOUT Vm→0: 1.7±?s	Change to CDCCR1 = 0x001b2302 first
0x001f2102	VREF Vm→0: 3±?ms	

NOTE: In case of CDCCR1 = 0x001f2102, the whole CODEC power consumption is about 500uA.

13.3.4.2 Leakage of HPOUT and VREF

Set CDCCR1 to 0x001b2302 after HPOUT and VREF are charged Vm, the electrons in HPOUT and VREF capacitors will leak slowly and the voltage will be down slowly. The voltage down speed is greatly depends on the system environment, the HPOUT/VREF capacitance, PCB, capacitor leakage characteristics, temperature, humidity and etc.

Please measure the HPOUT leak 0.1V time, TL01, for your system at the worst case: the highest working temperature and humidity. The steps are:

- 1 Set CDCCR1 = 0x00033302, which charge HPOUT to Vm.
- 2 Set CDCCR1 = 0x001b2302 and start count the time.




3 When HPOUT = Vm - 0.1V, stop count the time. (caution: please notice the voltage measurement instrument causes leakage)

TL01 is the time counted.


This measurement is not needed if user doesn't use complex anti-pop approach.

13.3.4.3 Simple-slow anti-pop approach






13.3.4.4 Simple-fast anti-pop approach





13.3.4.5 Improved anti-pop approach

There is a small pop (about 20~30mV voltage change in HPOUT) when CDCCR1 changed from 0x00033302 to 0x03002000. This approach eliminates this pop.





- 13.3.4.6 Complex anti-pop approach
- 13.4 Timing parameters
- 13.5 AC & DC parameters



14 AC97/I2S Controller

14.1 Overview

This chapter describes the AIC (AC'97 and I²S Controller) included in this processor.

The AIC supports the Audio Codec '97 Component Specification 2.3 for AC-link format and I2S or IIS (for inter-IC sound), a protocol defined by Philips Semiconductor. Both normal I2S and the MSB-justified I2S formats are supported by AIC.

AIC consists of buffers, status registers, control registers, serializers, and counters for transferring digitized audio between the processor's processor system memory and an internal I2S CODEC, an external AC97 or I2S CODEC. AIC can record digitized audio by storing the samples in system memory. For playback of digitized audio or production of synthesized audio, the AIC retrieves digitized audio samples from system memory and sends them to a CODEC through the serial connection with AC-link or I2S formats. The internal or external digital-to-analog converter in the CODEC then converts the audio samples into an analog audio waveform. The audio sample data can be stored to and retrieved from system memory either by the DMA controller or by programmed I/O.

The AC-link is a synchronous, fixed-rate serial bus interface for transferring CODEC register control and status information in addition to digital audio. Where both normal I2S and MSB-justified-I2S work with a variety of clock rates, which can be obtained either by dividing the PLL clock by two programmable dividers or from an external clock source.

For I2S systems that support the L3 control bus protocol, additional pins are required to control the external CODEC. CODECs that use an L3 control bus require 3 signals: L3_CLK, L3_DATA, and L3_MODE for writing bytes into the L3 bus register. The AIC supports the L3 bus protocol via software control of the general-purpose I/O (GPIO) pins. The AIC does not provide hardware control for the L3 bus protocol.

To control the internal CODEC, internal CODEC spec can be referenced.

This chapter describes the programming model for the AIC. The information in this chapter requires an understanding of the AC'97 specification, Revision 2.3.



14.1.1 Block Diagram




Figure 14-1 AIC Block Diagram

14.1.2 Features

AIC support following AC97/I2S features:

- 8, 16, 18, 20 and 24 bit audio sample data sizes supported
- DMA transfer mode supported
- Stop serial clock supported
- Programmable Interrupt function supported
- Support mono PCM data to stereo PCM data expansion on audio play back
- Support endian switch on 16-bits audio samples play back
- Support variable sample rate in AC-link format
- Multiple channel output and double rated supported for AC-link format
- Power Down Mode and two Wake-Up modes Supported for AC-link format
- Internal programmable or external serial clock and optional system clock supported for I2S or MSB-Justified format
- Internal I2S CODEC supported
- Two FIFOs for transmit and receive respectively with 32 samples capacity in every direction



14.1.3 Interface Diagram

XBurst Processor




Figure 14-2 Interface to the Internal I2S CODEC Diagram




Figure 14-3 Interface to an External AC'97 CODEC Diagram




Figure 14-4 Interface to an External Master Mode I2S/MSB-Justified CODEC Diagram






Figure 14-5 Interface to an External Slave Mode I2S/MSB-Justified CODEC Diagram

14.1.4 Signal Descriptions

There are all 5 pins used to connect between AIC and an external audio CODEC device. If an internal CODEC is used, these pins are not needed. They are listed and described in Table 14-1.

Name	I/O	Description			
RESET#	0	RESET#: AC-link format, active-low CODEC reset.			
SYS_CLK		SYS_CLK: I2S/MSB-Justified formats, supply system clock to CODEC.			
DIT CLK	I	12.288 MHz bit-rate clock input for AC-link, and sample rate dependent			
BIT_CLK	I/O	bit-rate clock input/output for I2S/MSB-Jistified.			
SYNC	0	48-kHz frame indicator and synchronizer for AC-link format.			
STINC	I/O	Indicates the left- or right-channel for I2S/MSB-Justified format.			
SDATA_OUT O		Serial audio output data to CODEC.			
SDATA_IN I		Serial audio input data from CODEC.			

Table 14-1 AIC Pins Description

14.1.5 RESET#/SYS_CLK Pin

RESET# is AC97 active-low CODEC reset, which outputs to CODEC. The CODEC's registers are reset when this RESET# is asserted. This pin is useful only in AC-link format. If AIC is disabled, it retains the high.

SYS_CLK outputs the system clock to CODEC. This pin is useful only in I2S/MSB-justified format. It generates a frequency between approximately 2.048 MHz and 24.576 MHz by dividing down the PLL clock with a programmable divisor. This frequency can be 256, 384, 512 and etc. times of the audio sampling frequency. Or it can be set to a wanted frequency. If AIC is disabled, it retains the high.



14.1.6 BIT CLK Pin

BIT_CLK is the serial data bit rate clock, at which AC97/I2S data moves between the CODEC and the processor. One bit of the serial data is transmitted or received each BIT_CLK period. It is fixed to 12.288 MHz in AC-link format, which inputs from the CODEC. In I2S and MSB-justified format it inputs from the CODEC in slave mode and outputs to CODEC in master mode. In the master mode, the clock is generated internally that is 64 times the sampling frequency. Table 14-7 lists the available sampling frequencies based on an internal clock source. If AIC is disabled, AICFR.AUSEL and AICFR.BCKD determine the direction. And it retains the low if it is output and the state is undefined if it is input.

14.1.7 SYNC Pin

In AC-link format, SYNC provides frame synchronization, fixed to 48kHz, by specifying beginning of an audio sample frame and outputs to CODEC. In I2S/MSB-Justified formats, SYNC is used to indicate left- or right-channel sample data and toggled in sample rate frequency. It outputs to CODEC in master mode and inputs from CODEC in slave mode. If AIC is disabled, AICFR.AUSEL and AICFR.BCKD determine the direction. And it retains the low if it is output and the state is undefined if it is input.

14.1.8 SDATA_OUT Pin

SDATA_OUT is AIC output data pin, which outputs serial audio data or data of AC97 CODEC register control to an external audio CODEC device. If AIC is disabled, it retains the low.

14.1.9 SDATA_IN Pin

SDATA_IN is AIC inputs data pin, which inputs serial audio data or data of AC97 CODEC register status from an external audio CODEC device. If AIC is disabled, its state is undefined.



14.2 Register Descriptions

AIC software interface includes 13 registers and 1 FIFO data port. They are mapped in IO memory address space so that program can access them to control the operation of AIC and the outside CODEC.

Table 14-2 AIC Registers Description

Name	Description	RW	Reset value	Address	Size
AICFR	AIC Configuration Register	RW	0x00007800	0x10020000	32
AICCR	AIC Common Control Register	RW	0x00000000	0x10020004	32
ACCR1	AIC AC-link Control Register 1	RW	0x00000000	0x10020008	32
ACCR2	AIC AC-link Control Register 2	RW	0x00000000	0x1002000C	32
I2SCR	AIC I2S/MSB-justified Control Register	RW	0x00000000	0x10020010	32
AICSR	AIC FIFO Status Register	RW	0x00000008	0x10020014	32
ACSR	AIC AC-link Status Register	RW	0x00000000	0x10020018	32
I2SSR	AIC I2S/MSB-justified Status Register	RW	0x00000000	0x1002001C	32
ACCAR	AIC AC97 CODEC Command Address Register	RW	0x00000000	0x10020020	32
ACCDR	AIC AC97 CODEC Command Data Register	RW	0x00000000	0x10020024	32
ACSAR	AIC AC97 CODEC Status Address Register	R	0x00000000	0x10020028	32
ACSDR	AIC AC97 CODEC Status Data Register	R	0x0000000	0x1002002C	32
I2SDIV	AIC I2S/MSB-justified Clock Divider Register	RW	0x00000003	0x10020030	32
AICDR	AIC FIFO Data Port Register	RW	0x???????	0x10020034	32

- 1 AICFR is used to control FIFO threshold, AC-link or I2S/MSB-justified selection, AIC reset, master/slave selection, and AIC enable.
- 2 AICCR is used to control DMA mode, FIFO flush, interrupt enable, internal loop-back, play back and recording enable. It also controls sample size and signed/unsigned data transfer.
- 3 ACCR1 is used to reflect/control valid incoming/outgoing slots of AC97.
- 4 ACCR2 is used to control interrupt enable, output/input sample size, and alternative control of RESET#, SYNC and SDATA_OUT pins in AC-link.
- 5 I2SCR is used to control BIT_CLK stop, audio sample size, I2S or MSB-justified selection in I2S/MSB-justified.
- 6 AICSR is used to reflect FIFOs status.
- 7 ACSR is used to reflect the status of the connected external CODEC in AC-link.
- 8 I2SSR is used to reflect AIC status in I2S/MSB-justified.
- 9 ACCAR and ACCDR are used to hold address and data for AC-link CODEC register read/write.



- 10 ACSAR and ACSDR are used to receive AC-link CODEC registers address and data.
- 11 I2SDIV is used to set clock divider for BIT_CLK generating in I2S/MSB-justified format.
- 12 AICDR is act as data input/output port to/from transmit/receive FIFO when write/read.

14.2.1 AIC Configuration Register (AICFR)

AICFR contains bits to control FIFO threshold, AC-link or I2S/MSB-justified selection, AIC reset, master/slave selection, and AIC enable.

	AIC	FR																											0 x	100	200	000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							R	ese	erve	d								RF ⁻	ГН			TF	тн		Reserved	LSMP	ICDC	AUSEL	RST	BCKD	SYNCD	ENB
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0

Bits	Name		Description	RW						
31:16	Reserved	Writes to these bits	have no effect and always read as 0.	R						
15:12	RFTH	Receive FIFO thres	shold for interrupt or DMA request. The RFTH valid	RW						
		value is 0 ~ 15.								
		This value represer	nts a threshold value of (RFTH + 1) * 2. When the							
		sample number in r	eceive FIFO, indicated by AICSR.RFL, is great than or							
		equal to the thresh	old value, AICSR.RFS is set. Larger RFTH value							
		provides lower DM/	A/interrupt request frequency but have more risk to							
		involve receive FIF	volve receive FIFO overflow. The optimum value is system dependent.							
11:8	TFTH	Transmit FIFO thre	shold for interrupt or DMA request. The TFTH valid	RW						
		value 0 ~ 15.	alue 0 ~ 15.							
		This value represer	nts a threshold value of TFTH * 2. When the sample							
		number in transmit	FIFO, indicated by AICSR.TFL, is less than or equal to							
		the threshold value	, AICSR.TFS is set. Smaller TFTH value provides							
		lower DMA/interrup	t request frequency but have more risk to involve							
		transmit FIFO unde	erflow. The optimum value is system dependent.							
7	Reserved	Writes to these bits	have no effect and always read as 0.	R						
6	LSMP	Select between pla	y last sample or play ZERO sample in TX FIFO	RW						
		underflow. ZERO s	ample means sample value is zero. This bit is better							
		to be changed while	e audio replay is stopped.							
		LSMP	CODEC used							
		0	Play ZERO sample when TX FIFO underflow							
		1	Play last sample when TX FIFO underflow							
5	ICDC	Internal CODEC used. Select between internal or external CODEC.								
		ICDC CODEC used								
		0	External CODEC							



		1	Internal CODEC						
4	AUSEL	Audio Unit Select.	Select between AC-link and I2S/MSB-justified. Change	RW					
		this bit in case of BIT_CLK is stopped (I2SCR.STPBK = 1).							
		AUSEL	Selected						
		0	Select AC-link format						
		1	Select I2S/MSB-justified format						
3	RST	Reset AIC. Write 1	to this bit reset AIC registers and FIFOs except AICFR	W					
		and I2SDIV registe	er. Writing 0 to this bit has no effect and this bit is						
		always reading 0.							
2	BCKD	BIT_CLK Direction	. This bit specifies input/output direction of $\ensuremath{BIT_CLK}$. It	RW					
		is only valid in I2S/	MSB-justified format. When AC-link format is selected,						
		BIT_CLK is always	input and this bit is ignored. Change this bit in case of						
		BIT_CLK is stopped (I2SCR.STPBK = 1).							
		BCKD	BIT_CLK Direction						
		0	BIT_CLK is input from an external source						
		1	BIT_CLK is generated internally and driven out to						
			the CODEC						
1	SYNCD	SYNC Direction. T	his bit specifies input/output direction of SYNC in	RW					
		I2S/MSB-justified f	ormat. When AC-link format is selected, SYNC is						
		always output and	this bit is ignored. Change this bit in case of BIT_CLK is						
		stopped (I2SCR.S	TPBK = 1).						
		SYNCD	SYNC Direction						
		0	SYNC is input from an external source						
		1	SYNC is generated internally and driven out to the						
			CODEC						
0	ENB	Enable AIC functio	n. This bit is used to enable or disable the AIC function.	RW					
		ENB	Description						
		0	Disable AIC Controller						
		1	Enable AIC Controller						


The BCKD bit (bit 2) and SYNCD bit (bit 1) configure the mode of I2S/MSB-justified interface. This is compliant with I2S specification.

BCKD	SYNCD	Description				
0 (input)	0 (input)	AIC roles the slave of I2S/MSB-justified interface.				
	1 (output)	AIC roles the master with external serial clock source of				
	1 (output)	I2S/MSB-justified interface.				
1 (output)	0 (input)	Reserved.				
1 (output)	1 (output)	AIC roles the master of I2S/MSB-justified interface.				



14.2.2 AIC Common Control Register (AICCR)

AICCR contains bits to control DMA mode, FIFO flush, interrupt enable, internal loop-back, play back and recording enable. It also controls sample size and signed/unsigned data transfer.



Bits	Name			Description		RW			
31:22	Reserved	Writes	to these bits h	ave no effect and always re	ead as 0.	R			
21:19	oss	Output	Sample Size.	These bits reflect output sa	ample data size from	RW			
		memor	memory or register. The data sizes supported are: 8, 16, 18, 20 and 24						
		bits. Th	ne sample data	a is LSB-justified in memory	//register.				
			oss	Sample Size					
			0x0	8 bit					
			0x1	16 bit					
			0x2	18 bit					
			0x3	20 bit					
			0x4	24 bit					
			0x5~0x7	Reserved					
18:16	ISS	Input S	ample Size. T	hese bits reflect input samp	le data size to memory or	RW			
		registe	egister. The data sizes supported are: 8, 16, 18, 20 and 24 bits. The						
		sample	data is LSB-j	ustified in memory/register.					
			ISS	Sample Size					
			0x0	8 bit					
			0x1	16 bit					
			0x2	18 bit					
			0x3	20 bit					
			0x4	24 bit					
			0x5~0x7	Reserved					
15	RDMS	Receiv	e DMA enable	. This bit is used to enable o	or disable the DMA during	RW			
		receivi	ng audio data.						
			RDMS	Receive DMA					
			0	Disabled					
			1	Enabled					
14	TDMS	Transn	Transmit DMA enable. This bit is used to enable or disable the DMA R						
		during	transmit audio	data.					
			TDMS	Transmit DMA					



		(Disabled						
		-	<u> </u>	Enabled						
13:12	Reserved	Writes to	these hits h	nave no effect and always rea	l ad as 0	R				
11	M2S		Mono To Stereo. This bit control whether to do mono to stereo sample							
	WiZo	expansion in play back. When this bit is set, every outgoing sample data								
		-	in the steam plays in both left and right channels. This bit should only be							
		set in 2 channels configuration. It takes effective immediately when the bit								
			s changed. Change this before replay started.							
			M2S	Description						
				No mono to stereo expansi	on					
			<u></u> 1	Do mono to stereo expansi						
10	ENDSW		•	bit control endian change on		RW				
10	LINDOW			apping high and low bytes in t	• •	100				
			ENDSW	Description	ario sumpie data.					
		(No change on outgoing sar	mnle data					
				Swap high and low byte for						
			ı	16-bits size sample data	outgoing					
9	ASVTSU	Audio Sa	mple Value		d Unsigned data format	RW				
9	A3V130									
		This bit is used to control the signed ←→unsigned data transfer. If it is 1, the incoming and outgoing audio sample data will be transferred by toggle								
		its most significant bit.								
		ASVTSU Description								
		0		dio sample value signed ←→	Nuncianod transfor					
		1		dio sample value signed ←→						
8	FLUSH	·		to this bit flush transmit/receiv	-	W				
0	FLUSIT			as no effect and this bit is alw	• •	V V				
7	Reserved			ave no effect and always rea	<u> </u>	R				
6	EROR			t. This bit is used to control th		RW				
O	EROR	or disable	•	it. This bit is used to control ti	ie KOK interrupt eriable	KVV				
		OI GISADI	EROR	ROR Interrupt]					
				Disabled						
		1		Enabled						
5	ETUD				a TUD interment anable	RW				
5	ETUR	or disable	•	t. This bit is used to control th	ie TOR interrupt enable	RVV				
		or disable		TUD Interment]					
			ETUR	TUR Interrupt						
		(Disabled						
	EDEO		1	Enabled	DE0: 1 1 11	RW				
4	ERFS	·								
		or disable		DEC. 1	1					
			ERFS	RFS Interrupt						
İ		(Disabled						
				Enabled						



3	ETFS	Enable	TFS Interrupt	. This bit is used to control th	e TFS interrupt ena	ble	RW
		or disa	ble.				
			ETFS	TFS Interrupt			
			0	Disabled			
			1	Enabled			
2	ENLBF	Enable	AIC Loop Bad	ck Function. This bit is used t	o enable or disable	the	RW
		interna	l loop back fur	nction of AIC, which is used for	or test only. When th	ne	
		AIC loc	op back functio	on is enabled, normal audio r	eplay/record function	ns	
		are dis	abled.				
			ENLBF	Descriptio	n		
			0	AIC Loop Back Function is	Disabled		
			1	AIC Loop Back Function is	Enabled		
1	ERPL	Enable	Playing Back	function. This bit is used to o	lisable or enable the	9	RW
		audio	sample data tra	ansmitting.			
			ERPL	Descriptio	n		
			0	AIC Playing Back Function	is Disabled		
			1	AIC Playing Back Function	is Enabled		
0	EREC	Enable	Recording Fu	nction. This bit is used to disa	able or enable the au	oibu	RW
		sample	data receivin	g.			
			EREC	Descriptio	n		
			0	AIC Recording Function is	Disabled		
			1	AIC Recording Function is	Enabled		

14.2.3 AIC AC-link Control Register 1 (ACCR1)

ACCR1 contains bits to reflect/control valid incoming/outgoing slots of AC97. It is used only in AC-link format.


Bits	Name	Description	RW
31:26	Reserved	Writes to these bits have no effect and always read as 0.	R
25:16	RS	Receive Valid Slots. These bits are used to indicate which incoming slots	RW
		are valid. Slot 3 is mapped to bit 16 or RS[0], slot 4 to bit 17 or RS[1] and	
		so on. When write to this field, a bit 1 means we expect a PCM data in the	
		corresponding slot, a bit 0 means the corresponding slot PCM data will be	
		discarded. When read from this field, a bit 1 means we receive an	



		expe	cted valid PCM	data in the corresponding slot. This fiel	d should be								
		writte	en before record	started.	_								
			RS[n] Value	Description									
			0	Slot n+3 is invalid									
			1 Slot n+3 has valid PCM data										
15:10	Reserved	Write	ites to these bits have no effect and always read as 0.										
9:0	XS	Trans	ansmit Valid Slots. These bits making up slots map to the valid bits in										
		the A	e AC'97 tag (slot 0 on SDATA_OUT) and indicate which outgoing slots										
		have	valid PCM data	. Bit 0 or XS[0] maps to slot 3, bit 1 or X	(S[1] to slot 4								
		and s	so on. Setting the	e corresponding bit indicates to AIC to t	take an audio								
		samp	ole from transmit	t FIFO to fill the respective slot. And it is	ndicates to								
		the C	ODEC that valid	d PCM data will be in the respective slot	. The number								
		of va	lid bits will desig	nate how many words will be pulled ou	t of the FIFO								
		per a	udio frame. This	s field should be written before record a	ind replay								
		starte	ed.										
			XS[n] Value	Description									
			0	Slot n+3 is invalid									
			1 Slot n+3 has valid PCM data										

14.2.4 AIC AC-link Control Register 2 (ACCR2)

ACCR2 contains bits to control interrupt enable, output/input sample size, and alternative control of RESET#, SYNC and SDATA_OUT pins in AC-link. It is valid only in AC-link format.



Bits	Name			Description		RW							
31:19	Reserved	Writes	to these bits h	nave no effect and always rea	ad as 0.	R							
18	ERSTO	Enable	nable RSTO Interrupt. This bit is used to control the RSTO interrupt										
		enable	nable or disable.										
			ERSTO RSTO Interrupt										
			0	Disabled									
			1	Enabled									
17	ESADR	Enable	SADR Interru	ıpt. This bit is used to control	the SADR interrupt	RW							
		enable	or disable.										
			ESADR	SADR Interrupt									
			0 Disabled										




			1		Enabled		
16	ECADT	Enabl	e CADT	Interrup	ot. This bit is used to control	the CADT interrupt	RW
		enable	e or disal	ole.		_	
			ECA	DT	CADT Interrupt		
			0		Disabled		
			1		Enabled		
15:4	Reserved	Writes	s to these	bits ha	ave no effect and always rea	ad as 0.	R
3	SO	SDAT	A_OUT	output v	value. When SA is 1, this bit	controls SDATA_OUT	RW
		pin vo	ltage lev	el, 0 foi	low, 1 for high; otherwise, i	t is ignored.	
2	SR	RESE	T# pin le	vel. Wh	nen AC-link is selected, this	bit is used to drive the	RW
		RESE	T# pin.				
			SI	₹	RESET# Pin Voltage Lev	rel	
			0		High		
			1		Low		
1	SS	SYNC	value. V	Vhen th	nis bit is read, it returns the a	actual value of SYNC.	RW
		When	SA is 1,	write v	alue controls SYNC pin valu	ie. When SA is 0, write	
			ignored.				
0	SA			_	OUT Alternation. This bit is us		RW
			•		and SDATA_OUT. When S		
			_	•	riven AIC function logic; oth		
			-		and SDATA_OUT is controlled	ed by the SO. The true	
		table			cribed in following.		
			SA	SS		•	
				0	When read, indicated S	SYNC is 0	
			0		When write, not effect)\(\alpha\)	
				1	When read, indicated S	SYNC IS 1	
					When write, not effect	NAIO :- 0	
				0	When read, indicated S		
			1		When write, SYNC is d		
				1	When read, indicated S		
					When write, SYNC is d	riven to 1	1



14.2.5 AIC I2S/MSB-justified Control Register (I2SCR)

I2SCR contains bits to control BIT_CLK stop, audio sample size, I2S or MSB-justified selection in I2S/MSB-justified. It is valid only in I2S/MSB-justified format.



Bits	Name			Description			RW						
31:13	Reserved	Writes	to these bits h	nave no effect and always read as	0.		R						
12	STPBK	Stop B	IT_CLK. It is u	sed to stop the BIT_CLK in I2S/MS	SB-justifie	d format.	RW						
		When	AC-link is sele	ected, all of its operations are ignor	red.								
			STPBK	Description									
			0 BIT_CLK is not stopped										
			1 BIT_CLK is stopped										
		Please	set this bit to	1 to stop BIT_CLK when change A	AICFR.AU	SEL and							
		AICFR	.BCKD.										
11:5	Reserved	Writes	to these bits h	nave no effect and always read as	0.		R						
4	ESCLK	Enable	SYSCLK out	put. When this bit is 1, the SYSCL	K outputs	to chip	RW						
		outside	e is enabled. E	Else, the clock is disabled.									
0	AMSL	Specify	pecify Alternate Mode (I2S or MSB-Justified) Operation.										
			AMSL	Description									
			0	Select I2S Operation Mode									
			1 Select MSB-Justified Operation Mode										

14.2.6 AIC Controller FIFO Status Register (AICSR)

AICSR contains bits to reflect FIFOs status. Most of the bits are read-only except two, which can be written a 0.

	ΑI	CSR	2																										0 x	100	200)14
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Keserved			RF	ŦL.						R	ese	erve	ed						TF	FL			Reserved	ROR	TUR	RFS	TFS	Re	serv	⁄ed
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bits	Name	Description	RW
31:30	Reserved	Writes to these bits have no effect and always read as 0.	R
29:24	RFL	Receive FIFO Level. The bits indicate the amount of valid PCM data in	R
		Receive FIFO.	
		RFL Value Description	
		0x00 ~ 0x20 RFL valid PCM data in receive FIFO	
		0x21 ~ 0x3F Reserved	
23:14	Reserved	Writes to these bits have no effect and always read as 0.	R
13:8	TFL	Transmit FIFO Level. The bits indicate the amount of valid PCM data in	R
		Transmit FIFO.	
		TFL Value Description	
		0x00 ~ 0x20 TFL valid PCM data in transmit FIFO	
		0x21 ~ 0x3F Reserved	
7	Reserved	Writes to these bits have no effect and always read as 0.	R
6	ROR	Receive FIFO Over Run. This bit indicates that receive FIFO has or has	RW
		not experienced an overrun.	
		ROR Description	
		When read, indicates over-run has not been found	
		When write, clear itself	
		When read, indicates data has even been written to	
		1 full receive FIFO	
		When write, not effects	
5	TUR	Transmit FIFO Under Run. This bit indicates that transmit FIFO has or has	RW
		not experienced an under-run.	
		TUR Description	
		When read, indicates under-run has not been found	
		When write, clear itself	
		When read, indicates data has even been read from	
		1 empty transmit FIFO	
		When write, not effects	
4	RFS	Receive FIFO Service Request. This bit indicates that receive FIFO level	R
		is or not below RFL threshold which is controlled by AICFR.RFTH. When	
		RFS is 1, it may trigger interrupt or DMA request depends on the interrupt	
		enable and DMA setting.	
		RFS Description	
		0 Receive FIFO level below RFL threshold 1 Receive FIFO level at or above RFL threshold	
2	TEC	. I too store at a superior at a superior	
3	TFS	Transmit FIFO Service Request. This bit indicates that transmit FIFO level	R
		exceeds TFL threshold which is controlled by AICFR.TFTH When TFS is	
		1, it may trigger interrupt or DMA request depends on the interrupt enable and DMA setting.	
		TFS Description	



Ī				0	Transmit FIFO level exceeds TFL threshold	
				1	Transmit FIFO level at or below TFL threshold	
I	2:0	Reserved	Writes	to these b	its have no effect and always read as 0.	R

14.2.7 AIC AC-link Status Register (ACSR)

ACSR contains bits to reflect the status of the connected external CODEC in AC-link format. Bits in this register are read-only in general, except some of them can be written a 0.

	AC	SR																											0x	100	200	018
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				R	ese	erve	d				SLTERR	CRDY	CLPM	RSTO	SADR	CADT							R	ese	erve	d						
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bits	Name			Description	RW										
31:22	Reserved	Write													
21	SLTERR	Hardy	vare detects a	Slot Error. This bit indicates an error in SLOTREQ bits	RW										
		on inc	coming data fr	om external CODEC is detected. The error can be: (1)											
		find 1	in a SLOTRE	Q bit, which corresponding to an inactive slot; (2) all											
		active	slots should	be request in the same time by SLOTREQ, but an											
		excep	tion is found.	All errors are accumulated to ACSR.SLTERR by											
		hardv	vare until softv	vare clears it. Software writes 0 clear this bit and write											
		1 has	nas no effect.												
20	CRDY	Exter	ternal CODEC Ready. This bit is derived from the CODEC Ready bit of												
		Slot 0	ot 0 in SDATA_IN, and it indicates the external AC97 CODEC is ready												
		or not	not.												
			CRDY Description												
			0	CODEC is not ready											
			1	CODEC is ready											
19	CLPM	Exter	nal CODEC L	ow Power Mode. This bit indicates the external	R										
		CODI	EC is switched	I to low power mode or BIT_CLK is active from											
		CODI	EC after wake	up.											
			CLPM	Description											
			0	BIT_CLK is active											
			1 CODEC is switched to low power mode												
18	RSTO	Exter	xternal CODEC Registers Read Status Time Out. This bit indicates that												
		the re	ad status time	out is detected or not. It is set to 1 if the data not											
		returr	in 4 frames a	fter a CODEC registers read command issued.											
			RSTO	Description											
			0 When read, indicates time out has not occurred												



			1	When read, indicates read status time out found									
		Write	0 clear this	bit and write 1 is ignored. When RSTO is 1, it may									
		trigge	er an interrup	t depends on the interrupt enable setting.									
17	SADR	Exte	rnal CODEC	Registers Status Address and Data Received. This bit	RW								
		indic	ates that add	ress and data of an external AC '97 CODEC register									
		has o	or has not be	en received.									
			SADR Description										
			0 When read, indicates no register address/data										
			received										
			1	When read, indicates address/data received									
		Write	0 clear this	bit and write 1 is ignored. When SADR is 1, it may									
		trigge	er an interrup	ot depends on the interrupt enable setting.									
16	CADT	Com	mand Addres	ss and Data Transmitted. This bit indicates that a	RW								
		COD	EC register r	eading/writing command transmission has completed or									
		not.											
			CADT	Description									
			0	When read, indicates the command has not done									
			1 When read, indicates the command has done										
		Write	0 clear this	bit and write 1 is ignored. When CADT is 1, it may									
		trigge	er an interrup	t depends on the interrupt enable setting.									
15:0	Reserved	Write	s to these bi	s to these bits have no effect and always read as 0.									

14.2.8 AIC I2S/MSB-justified Status Register (I2SSR)

I2SSR is used to reflect AIC status in I2S/MSB-justified. It is a read-only register.




Bits	Name		Description	RW							
31:3	Reserved	Writes to t	/rites to these bits have no effect and always read as 0.								
2	BSY	AIC busy i	n I2S/MSB-justified format.	R							
		BSY	BSY Description								
		0	AIC controller is idle or disabled								
		1	1 AIC controller currently is transmitting or receiving a frame								
1:0	Reserved	Writes to these bits have no effect and always read as 0.									



14.2.9 AIC AC97 CODEC Command Address & Data Register (ACCAR, ACCDR)

ACCAR and ACCDR are used to hold register address and data for external AC-link CODEC register read/write operation through SDATA_OUT. The format of ACCAR.CAR and ACCDR.CDR is compliant with AC'97 Component Specification 2.3 where ACCAR.CAR[19] of "1" specifies CODEC register read operation, of "0" specifies CODEC register write operation. The write access to ACCAR and ACCDR signals AIC to issue this operation. Please reference to 0 for software flow. These registers are valid only in AC-link. It is ignored in I2S/MSB-justified format.



Bits	Name	Description	RW
31:20	Reserved	Writes to these bits have no effect and always read as 0.	R
19:0	CAR	Command Address Register. This is used to hold 20-bit AC '97 CODEC	RW
		register address transmitted in SDATA_OUT slot 1. After this field is	
		write, it should not be write again until the operation is finished.	


	AC	CD	R																										0x	100	200)24
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					R	ese	erve	d														CE	R									
DCT	0	0	0	0	Λ	0	0	0	0	0	0	0	0	0	^	^	0	Λ	^	0	0	0	0	0	0	0	0	0	0	^	^	0

Bits	Name	Description	RW
31:20	Reserved	Writes to these bits have no effect and always read as 0.	R
19:0	CDR	Command Data Register. This is used to hold 20-bit AC'97 CODEC	RW
		register data transmitted in SDATA_OUT slot 2. After this field is write, it	
		should not be write again until the operation is finished.	

14.2.10 AIC AC97 CODEC Status Address & Data Register (ACSAR, ACSDR)

ACSAR and ACSDR are used to receive the external AC-link CODEC registers address and data from SDATA_IN. When AIC receives CODEC register status from SDATA_IN, it set ACSR.SADR bit and put the address and data to ACSAR.SAR and ACSDR.SDR. Please reference to 0 for software flow. These registers are valid only in AC-link format and are ignored in I2S/MSB-justified format.





Bits	Name	Description	RW
31:20	Reserved	Writes to these bits have no effect and always read as 0.	R
19:0	SAR	CODEC Status Address Register. This is used to receive 20-bit AC '97	R
		CODEC status address from SDATA_IN slot 1. Which reflect the register	
		index for which data is being returned. The write operation is ignored.	

	AC	SDF	₹																										0x	100	200	2C
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved																			SE)R											
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:20	Reserved	Writes to these bits have no effect and always read as 0.	R
19:0	SDR	CODEC Status Data Register. This is used to receive 20-bit AC '97	R
		CODEC status data from SDATA_IN slot 2. The register data of external	
		CODEC is returned. The write operation is ignored.	

14.2.11 AIC I2S/MSB-justified Clock Divider Register (I2SDIV)

I2SDIV is used to set clock divider to generated BIT_CLK from SYS_CLK in I2S/MSB-justified format.

	I2S	DIV																											0 x	100	200	030
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													R	ese	erve	d														D	V	
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

Bits	Name	Description	RW
31:4	Reserved	Writes to these bits have no effect and always read as 0.	R
3:0	DV	Audio BIT_CLK clock divider value minus 1. I2SDIV.DV is used to control	RW
		the generating of BIT_CLK from dividing SYS_CLK. The dividing value	
		should be even and I2SDIV.DV should be set to the dividing value minus	




1. So I2SDIV.DV bit0 is fixed to 1. BIT_CLK frequency is fixed to 64 f _S in
AIC, where f _S is the audio sample frequency. I2SDIV.DV depends on
SYS_CLK frequency f _{SYS_CLK} , which is selected according to external
CODEC's requirement and internal PLL frequency. Please reference to
14.4.9 "Serial Audio Clocks and Sampling Frequencies" for further
description.

14.2.12 AIC FIFO Data Port Register (AICDR)

AICDR is act as data input port to transmit FIFO when write and data output port from receive FIFO when read, one audio sample every time. The FIFO width is 24 bits. Audio sample with size N that is less than 24 is located in LSB N-bits. The sample size is specified by ACCR2.OASS and ACCR2.IASS in AC-link, and by I2SCR.WL in I2S/MSB-justified. The sample order is specified by ACCR1.XS and ACCR1.RS in AC-link. In I2S/MSB-justified, the left channel sample is prior to the right channel sample.

Care should be taken to monitor the status register to insure that there is room for data in the FIFO when executing a program read or write transaction. This is taken care automatically in DMA.



Bits	Name	Description	RW
31:24	Reserved	Writes to these bits have no effect and always read as 0.	R
23:0	DATA	FIFO port. When write to it, data is push to the transmit FIFO. When read	RW
		from it, data is pop from the receiving FIFO.	



14.3 Serial Interface Protocol

14.3.1 AC-link serial data format

Following figures are AC-link serial data format. Audio data is MSB adjusted, regardless of 8, 16, 18, 20, 24 bits sample size. When a 24-bits sample is transmitted, the LSB 4-bits are truncated. When try to record 24-bits sample, 4-bits of 0 are appended in LSB. Please reference to "AC '97 Component Specification Revision 2.3, 2002", provided by Intel Corporation, for details of AC '97 architecture and AC-link specification.




Figure 14-6 AC-link audio frame format




Figure 14-7 AC-link tag phase, slot 0 format




Figure 14-8 AC-link data phases, slot 1 ~ slot 12 format



14.3.2 I2S and MSB-justified serial audio format

Normal I2S and MSB-justified are similar protocols for digitized stereo audio transmitted over a serial path.

The BIT_CLK supplies the serial audio bit rate, the basis for the external CODEC bit-sampling logic. Its frequency is 64 times the audio sampling frequency. Divided by 64, the resulting 8 kHz to 48 kHz or even higher signal signifies timing for left and right serial data samples passing on the serial data paths. This left/right signal is sent to the CODEC on the SYNC pin. Each phase of the left/right signal is accompanied by one serial audio data sample on the data pins SDATA_IN and SDATA_OUT.




Figure 14-9 I2S data format




Figure 14-10 MSB-justified data format

Figure 14-9 and Figure 14-10 provide timing diagrams that show formats for the normal I2S and MSB-justified modes of operations. Data is sampled on the rising edge of the BIT_CLK and data is sent out on the falling edge of the BIT_CLK.

Data is transmitted and received in frames of 64 BIT_CLK cycles. Each frame consists of a left sample



and a right sample. Each sample holds 8, 16, 18, 20 or 24 bits of valid data. The LSB other bits of each sample is padded with zeroes.

In the normal I2S mode, the SYNC is low for the left sample and high for the right sample. Also, the MSB of each data sample lags behind the SYNC edges by one BIT_CLK cycle.

In the MSB-justified mode, the SYNC is high for the left sample and low for the right sample. Also, the MSB of each data sample is aligned with the SYNC edges.

When use with the internal CODEC, the BIT_CLK and SYNC signals are provided by the internal CODEC from the 12MHz clock.

14.3.3 Audio sample data placement in SDATA_IN/SDATA_OUT

The placement of audio sample in incoming/outgoing serial data stream for all formats support in AIC is MSB (Most Significant Bit) justified. Suppose n bit sample composed by

Table 14-3 described the how sample data bits are transferred.

Table 14-3 Sample data bit relate to SDATA_IN/SDATA_OUT bit

AC-link Format				I2S/MSB-Justified Format							
SDATA	Audio Sample Size (bit)				SDATA						
IN/OUT	8	16	18	20	24	IN/OUT	8	16	18	20	24
B19	S7	S15	S17	S19	S23	B31	S7	S15	S17	S19	S23
B18	S6	S14	S16	S18	S22	B30	S6	S14	S16	S18	S22
B17	S5	S13	S15	S17	S21	B29	S5	S13	S15	S17	S21
B16	S4	S12	S14	S16	S20	B28	S4	S12	S14	S16	S20
B15	S3	S11	S13	S15	S19	B27	S3	S11	S13	S15	S19
B14	S2	S10	S12	S14	S18	B26	S2	S10	S12	S14	S18
B13	S1	S9	S11	S13	S17	B25	S1	S9	S11	S13	S17
B12	S0	S8	S10	S12	S16	B24	S0	S8	S10	S12	S16
B11	0	S7	S9	S11	S15	B23	0	S7	S9	S11	S15
B10	0	S6	S8	S10	S14	B22	0	S6	S8	S10	S14
B9	0	S5	S7	S9	S13	B21	0	S5	S7	S9	S13
B8	0	S4	S6	S8	S12	B20	0	S4	S6	S8	S12
B7	0	S3	S5	S7	S11	B19	0	S3	S5	S7	S11
B6	0	S2	S4	S6	S10	B18	0	S2	S4	S6	S10
B5	0	S1	S3	S5	S9	B17	0	S1	S3	S5	S9
B4	0	S0	S2	S4	S8	B16	0	S0	S2	S4	S8
B3	0	0	S1	S3	S7	B15	0	0	S1	S3	S7



B2	0	0	S0	S2	S6	B14	0	0	S0	S2	S6
B1	0	0	0	S1	S5	B13	0	0	0	S1	S5
В0	0	0	0	S0	S4	B12	0	0	0	S0	S4
						B11	0	0	0	0	S3
						B10	0	0	0	0	S2
						B9	0	0	0	0	S1
						B8	0	0	0	0	S0
						B7~	0	0	0	0	0
						B0					



14.4 Operation

The AIC can be accessed either by the processor using programmed I/O instructions or by the DMA controller. The processor uses programmed I/O instructions to access the AIC and can access the following types of data:

- The AIC memory mapped registers data—All registers are 32 bits wide and are aligned to word boundaries.
- AIC controller FIFO data—An entry is placed into the transmit FIFO by writing to the I2S controller's Serial Audio Data register (AICDR). Writing to AICDR updates a transmit FIFO entry. Reading AICDR flushes out a receive FIFO entry.
- The external CODEC registers for I2S CODEC—CODEC registers can be accessed through the L3 bus. The L3 bus operation is emulated by software controlling three GPIO pins.
- The external CODEC registers for AC97 CODEC—An AC97 audio CODEC can contain up to sixty-four 16-bit registers. A CODEC uses a 16-bit address boundary for registers. The AIC supplies access to the CODEC registers through several registers.
- The internal CODEC registers can be accessed via memory mapped registers in the CODEC.

The DMA controller can only access the FIFOs. Accesses are made through the data registers, as explained in the previous paragraph. The DMA controller responds to the following DMA requests made by the I2S controller:

- The transmit FIFO request is based on the transmit trigger-threshold (AICFR.TFTH) setting.
 See 14.2.1 for further details regarding AICFR.TFTH.
- The receive FIFO request is based on the receive trigger-threshold (AICFR.RFTH) setting.
 See 14.2.1 for further details regarding AICFR.RFTH.

Before operation to AIC, you may need to set proper PIN function selection from GPIO using if the pin is shared with GPIO.

Please also reference to "AC '97 Component Specification Revision 2.3, 2002" when deal with AIC AC-link operations.

14.4.1 Initialization

At power-on or other hardware reset (WDT and etc), AIC is disabled. Software must initiate AIC and the internal or external CODEC after power-on or reset. If errors found in data transferring, or in other places, software must initial AIC and optional, the internal or external CODEC. Here is the initial flow.

- 1 Select internal or external CODEC (AICFR.ICDC).
- 2 If external CODEC is selected, select AC-link or I2S/MSB-Justified (AICFR.AUSEL). If internal CODEC is used, select I2S/MSB-Justified format (AICFR.AUSEL=1). If the resettlement without involving link format and architecture changing, this step can be skip.
- 3 If I2S/MSB-Justified is selected, select between I2S and MSB-Justified (I2SCR.AMSL), decide BIT_CLK direction (AICFR.BCKD) and SYNC direction (AICFR.SYNCD). If BIT_CLK is configured as output, BIT_CLK divider I2SDIV.DV must be set to what correspond with the



values as shown in Table 14-7. And the clock selection and the divider between PLL clock out and AIC also must be set (CFCR.I2S and I2SCDR in CPM). If internal CODEC is used, select 12MHz clock input (via set proper value in CFCR.I2S and I2SCDR), I2S format (I2SCR.AMSL=0), input BIT_CLK (AICFR.BCKD=0), input SYNC (AICFR.SYNCD=0).

- 4 Enable AIC by write 1 to AICFR.ENB.
- 5 If it needs to reset AIC registers and flush FIFOs, write 1 to AICFR.RST. If it need only flush FIFOs, write 1 to AICCR.FLUSH. BIT CLK must exist here and after.
- 6 In AC-link format, issue a warm or cold CODEC reset.
- 7 In AC-link format, configure AC '97 CODEC via ACCAR and ACCDR registers. If the resettlement doesn't involving AC'97 CODEC registers changing, this step can be skip.
- In case of external CODEC with I2S/MSB-Justified format, configure I2S/MSB-justified CODEC via the control bus connected to the CODEC, for instance I2C or L3, depends on CODEC. In case of internal CODEC, configure CODEC via CODEC's memory mapped registers. If the resettlement without involving I2S/MSB-justified CODEC or ADC/DAC function changing, this step can be skip.

14.4.2 AC '97 CODEC Power Down

AC '97 CODEC can be placed in a low power mode. When the CODEC's power-down register (26h), is programmed to the appropriate value, the CODEC will be put in a low power mode and both BIT_CLK and SDATA_IN will be brought to and held at a logic low voltage level.

Once powered down, re-activation of the AC-link via re-assertion of the SYNC signal must not occur for a minimum of four audio frame times following the frame in which the power down was triggered. When AC-link powers up it indicates readiness via the CODEC Ready bit (input slot 0, bit 15).

14.4.3 Cold and Warm AC '97 CODEC Reset

AC-link reset operations occur when the system is initially powered up, when resuming from a lower powered sleep state, and in response to critical subsystem failures that can only be recovered from with a reset.

14.4.3.1 Cold AC '97 CODEC Reset

A cold reset is achieved by asserting RESET# for the minimum specified time. By driving RESET# low, BIT_CLK, and SDATA_IN will be activated, or re-activated as the case may be, and all AC '97 CODEC registers will be initialized to their default power on reset values.

RESET# is an asynchronous AC '97 CODEC input.






Figure 14-11 Cold AC '97 CODEC Reset Timing

Table 14-4 Cold AC '97 CODEC Reset Timing parameters

Parameter	Symbol	Min	Туре	Max	Units
RESET# active low pulse width	T _{rst_low}	1.0	-	-	μs
RESET# inactive to BIT_CLK startup delay	T _{rst2clk}	162.8	-	-	ns

14.4.3.2 Warm AC '97 CODEC Reset

A warm AC'97 reset will re-activate the AC-link without altering the current AC'97 register values. Driving SYNC high for a minimum of 1 µs in the absence of BIT_CLK signals a warm reset.

Within normal audio frames SYNC is a synchronous AC '97 CODEC input. However, in the absence of BIT_CLK, SYNC is treated as an asynchronous input used in the generation of a warm reset to AC '97 CODEC.




Figure 14-12 Warm AC '97 CODEC Reset Timing

Table 14-5 Warm AC '97 CODEC Reset Timing Parameters

Parameter	Symbol	Min	Туре	Max	Units
SYNC active high pulse width	T _{sync_high}	1.0	-	-	μs
SYNC inactive to BIT_CLK startup delay	T _{sync2clk}	162.8	-	-	ns



14.4.4 External CODEC Registers Access Operation

The external audio CODEC can be configured/controlled by its internal registers. To access these registers, an I2S/MSB-justified CODEC usually employs L3 bus, SPI bus, I2C bus or other control bus. The L3 bus operation can be emulated by software controlling 3 GPIO pins of the chip. For AC '97, "AC '97 Component Specification" defines the CODEC register access protocol. Several registers are provided in AIC to accomplish this task.

The ACCAR and ACCDR are used to send a register accessing request command to external AC '97 CODEC. The ACSAR and ACSDR are used to receive a register's content from external AC'97 CODEC. The register accessing request and the register's content returning is asynchronous.

The AC'97 CODEC register accessing request flow:

- 1 If ACSR.CADT is 0, wait for 25.4µs. If no previous accessing request, this step can be skipped.
- 2 Clear ACSR.CADT.
- 3 If read access, write read-command and register address to ACCAR, if write access, write write-command and register address to ACCAR and write data to ACCDR. Any order of write ACCAR and ACCDR is OK.
- 4 Polling for ACSR.CADT changing to 1, which means the request has been send to CODEC via AC-link.

The AC'97 CODEC register content receiving flow by polling:

- 1 Polling for ACSR.SADR changing to 1.
- 2 Read the CODEC register's address from ACSAR and content from ACSDR.
- 3 Clear ACSR.SADR.

The AC'97 CODEC register content receiving flow by interrupt:

- 1 Before accessing request, clear ACSR.SADR and set ACCR2.ESADR.
- 2 Waiting for the interrupt. When the interrupt is found, check if ACSR.SADR is 1, if not, repeat this step again.
- 3 Read the CODEC register's address from ACSAR and content from ACSDR.
- 4 Clear ACSR.SADR.

14.4.5 Audio Replay

Outgoing audio sample data (from AIC to CODEC) is written to AIC transmit FIFO from processor via store instruction or from memory via DMA. AIC then takes the data from the FIFO, serializes it, and sends it over the serial wire SDATA_OUT to an external CODEC or over an internal wire to an internal CODEC.

The audio transmission is enabled automatically when the AIC is enabled by set AICFR.ENB. But all replay data is zero at this time except both of the following conditions are true:

1 AICCR.ERPL must be 1. If AICCR.ERPL is 0, value of zero is sent to CODEC even if there are



- samples in transmit FIFO.
- 2 At least one audio sample data in the transmit FIFO. If the transmit FIFO is empty, value of zero or last sample depends on AICFR.LSMP, is send to CODEC even if AICCR.ERPL is 1.

Here is the audio replay flow:

- 1 Configure the CODEC as needed.
- 2 Configure sample size by AICCR.OSS.
- 3 Configure sample rate by clock dividers (for I2S/MSB-Justified format with BIT_CLK is provided internally) or by CODEC registers (for AC-link or BIT_CLK provided by external CODEC) or by CODEC memory mapped registers (for internal CODEC).
- 4 For AC-link, configure replay channels by ACCR1.XS.
- 5 Some other configurations: mono to stereo, endian switch, signed/unsigned data transfer, transmit FIFO configuration, play ZERO or last sample when TX FIFO under-run, and etc.
- 6 Write 1 to AICCR.ERPL. It is suggested that at least a frame of PCM data is pre-filled in the transmit FIFO to prevent FIFO under-run flag (AICSR.TUR).
- Fill sample data to the transmit FIFO. Repeat this till finish all sample data. In this procedure, please control the FIFO to make sure no FIFO under-run and other errors happen. When the transmit FIFO under-run, noise or pause may be heard in the audio replay, AICSR.TUR is 1, and if AICCR.ETUR is 1, AIC issues an interrupt. Please reference to 14.4.7 for detail description on FIFO.
- 8 Waiting for AICSR.TFL change to 0. So that all samples in the transmit FIFO has been replayed, then we can have a clean start up next time.
- 9 Write 0 to AICCR.ERPL.

14.4.6 Audio Record

Incoming audio sample data (from CODEC to AIC) is received from SDATA_IN (for an external CODEC) or an internal wire (for an internal CODEC) serially and converted to parallel word and stored in AIC receive FIFO. Then the data can be taken from the FIFO to processor via load instruction or to memory via DMA.

The audio recording is enabled automatically when the AIC is enabled by set AICFR.ENB. But all received data is discarded at this time except both of the following conditions are true:

- 1 AICCR.EREC must be 1. If AICCR.EREC is 0, the received data is discarded even if there are rooms in the receive FIFO.
- 2 At least one room left in the receive FIFO. If the receive FIFO is full, the received data is discarded even if AICCR.EREC is 1.

Here is the audio record flow:

- 1 Configure the CODEC as needed.
- 2 Configure sample size by AICCR.ISS.
- 3 Configure sample rate by clock dividers (for I2S/MSB-Justified format with BIT_CLK is provided internally) or by CODEC registers (for AC-link or BIT_CLK provided by external



- CODEC) or by CODEC memory mapped registers (for internal CODEC).
- 4 Some other configurations: signed/unsigned data transfer, receive FIFO configuration, and etc.
- 5 Write 1 to AICCR.EREC. Make sure there are rooms available in the receive FIFO before set AICCR.EREC. Usually, it should empty the receive FIFO by fetch data from it before set AICCR.EREC.
- Take sample data form the receive FIFO. Repeat this till the audio finished. In this procedure, please control the FIFO to make sure no FIFO over-run and other errors happen. When the receive FIFO over-run, same recorded audio samples will be lost, AICSR.ROR is 1, and if AICCR.EROR is 1, AIC issues an interrupt. Please reference to 14.4.7 for detail description on FIFO. For AC-link, ACCR1.RS tells which channels are recorded.
- 7 Write 0 to AICCR.EREC.
- 8 Take sample data from the receive FIFO until AICSR.RFL change to 0. So that all samples in the receive FIFO has been taken away, then we can have a clean start up next time. When the receive FIFO is empty, read from it returns zero.



14.4.7 FIFOs operation

AIC has two FIFOs, one for transmit audio sample and one for receive. All AIC played/recorded audio sample data is taken from/send to transmit/receive FIFOs. The FIFOs are in 24 bits width and 32 entries depth, one entry for keep one audio sample regardless of the sample size. AICDR.DATA provides the access point for processor/DMA to write to transmit FIFO and read from receive FIFO. One time access to AICDR.DATA process one sample. The sample data should be put in LSB (Least Significant Bit) in memory or processor registers. For transmitting, bits exceed sample are discarded. For receiving, these bits are set to 0. Figure 14-13 illustrates the FIFOs access.




Figure 14-13 Transmitting/Receiving FIFO access via APB Bus

The software and bus initiator must guarantee the right sample placement at the bus.

In case of DMA bus initiator, one 24, 20, 18 bits audio sample must occupies one 32-bits word in memory, so 32-bits width DMA must be used. One 16 bits sample occupies one 16-bits half word in memory, so 16-bits width DMA must be used. One 8-bits sample occupies one byte in memory, and use 8-bits width DMA.

In case of processor bus initiator, any type of the audio sample must occupy one CPU general-purpose register at LSB, and read/write from/to AICDR.DATA with 32-bits load/store instruction. When process small sample size, 16-bits or 8-bits, software may need to do the data



pack/unpack.

The AICFR.TFTH and AICFR.RFTH are used to set the FIFO level thresholds, which are the trig levels of DMA request and/or FIFO service interrupt. The AICFR.TFTH and AICFR.RFTH should be set to proper values, too small or too big are not good. When it is too small, the DMA burst length or the number of sample can be processed by processor is too small, which harms the bus or processor efficiency. When it is too big, the bus or the interrupt latency left for under-run/over-run is too small, which may causes replay/record errors.

AICSR.TUR is set to 1 during transmit under-run conditions. If AICCR.ETUR is 1, this can trigger an interrupt. During transmit under-run conditions, zero or last sample is continuously sent out across the serial link. Transmit under-run can occur under the following conditions:

- 1 Valid transmit data is still available in memory, but the DMA controller/processor starves the transmit FIFO, as it is busy servicing other higher-priority tasks.
- 2 The DMA controller/processor has transferred all valid data from memory to the transmit FIFO.

AICSR.ROR is set to 1 during receive over-run conditions. If AICCR.EROR is 1, this can trigger an interrupt. During receive over-run conditions, data sent by the CODEC is lost and is not recorded.

When replay/record two channels data, the left channel is always the first data in FIFOs and in the serial link. If multiple channels in AC-link are used, the channel sample order is follows the slot order.

14.4.8 Data Flow Control

There are three approaches provided to control/synchronize the audio incoming/outgoing data flow.

14.4.8.1 Polling and Processor Access

AICSR.RFL and AICSR.TFL reflect how many samples exist in receiving and transmitting FIFOs. Through read these register fields, processor can detect when there are samples in receiving FIFO in audio record and then load them from the RX-FIFO, and when there are rooms in transmitting FIFO in audio replay and then store samples to the TX-FIFO.

Polling approach is in very low efficiency and is not recommended.

14.4.8.2 Interrupt and Processor Access

Set proper values to AICFR.TFTH and AICFR.RFTH, the FIFO interrupts trig thresholds. Set AICCR.ETFS and/or AICCR.ERFS to 1 to enable transmitting and/or receiving FIFO level trigger interrupts. When the interrupt found, it means there are rooms or samples in the TX or RX FIFO, and processor can store or load samples to or from the FIFO.

Interrupt approach is more efficient than polling approach.



14.4.8.3 DMA Access

Audio data is real time stream, though it is in low data bandwidth, usually less than 1.2Mbps. DMA approach is the most efficient and is the recommended approach.

To enable DMA operation, set AICCR.TDMS and AICCR.RDMS to 1 for transmit and receive respectively. It also needs to allocate two channels in DMA controller for data transmitting and receiving respectively. Please reference to the processor's DMAC spec for the details.

The AICFR.TFTH and AICFR.RFTH are used to set the transmitting and receiving FIFO level thresholds, which determine the issuing of DMA request to DMA controller. To respond the request, DMAC initiator and controls the data movement between memory and TX/RX FIFO.

14.4.9 Serial Audio Clocks and Sampling Frequencies

For internal CODEC, CODEC module containing the audio CODEC circuit/logic and corresponding controlling registers. CODEC needs a 12MHz clock from CPM and provides BIT_CLK and LR_CLK (left-right clock which is the sample rate as SYNC) to AIC for outgoing and incoming audio respectively. These clocks change when change the sample rate in CODEC controlling registers.

For AC-link, the bit clock is input from chip external and is fixed to 12.288MHz. The sample frequency of 48kHz is supported in nature. Variable Sample Rate feature is supported in this AIC. If the CODEC supports this feature, sample rate other than 48kHz audio data can be replay directly. Otherwise, software has to do the rate transfer to replay other sample rate audio data. Double rate, 96kHz or even 88.2kHz audio is also supported with proper CODEC.

Following are for BIT_CLK/SYS_CLK configuration in I2S/MSB-Justified format with external CODEC.

The BIT_CLK is the rate at which audio data bits enter or leave the AIC. BIT_CLK can be supplied either by the CODEC or an internally PLL. If it is supplied internally, BIT_CLK is configured as output pins, and is supplied to the CODEC. If BIT_CLK is supplied by the CODEC, then it is configured as an input pin. Register bit AICFR.BCKD is used to select BIT_CLK direction.

The audio sampling frequency is the frequency of the SYNC signal, which must be 1/64 of BIT_CLK, $f_{BIT_CLK} = 64 f_S$.

SYS_CLK is only for CODEC. It usually takes one of the two roles, as CODEC master clock input or as CODEC over-sampling clock input. If SYS_CLK roles as CODEC master clock input, it usually should be set to a fixed frequency according to CODEC requirement but independent to audio sample rate. In this case, usually there is a PLL in the CODEC and CODEC roles master mode. See Figure 14-4 for the interface diagram. This is the recommended AIC CODEC system configuration.

If SYS_CLK roles as CODEC over-sampling clock, its frequency is usually 4, 6, 8 or 12 times of BIT CLK frequency, which are 256, 384, 512 and 768 times of audio sample rates. Table 14-6 lists the



relation between sample rate, BIT CLK and SYS CLK frequencies.

Sample Rate BIT_CLK (MHz) SYS_CLK (MHz) $f_{BIT\ CLK} = 64 f_{S}$ f_s (kHz) 256 fs 384 f_S **512** f_s 768 f_s 3.072 48 12.288 18.432 24.576 36.864 44.1 2.8224 11.2896 16.9344 22.5792 33.8688 32 2.048 8.192 12.288 16.384 24.576 24 1.536 6.144 9.216 12.288 18.432 22.05 1.4112 5.6448 8.4672 11.2896 16.9344 1.024 4.096 6.144 12.288 16 8.192 11.025 0.7056 2.8224 4.2336 5.6448 8.4672 8 0.512 2.048 3.072 4.096 6.144

Table 14-6 Audio Sampling rate, BIT_CLK and SYS_CLK frequencies

In this processor, SYS_CLK can be selected from EXCLK or generated by dividing the PLL output clock in a CPM divider controlled by I2SCDR. If BIT_CLK is chosen as an output, another divider in AIC is used to divide SYS_CLK for it. Figure 14-14 illustrates the AIC clock generation scheme.




Figure 14-14 SYS_CLK, BIT_CLK and SYNC generation scheme

The setting of I2SDIV.DV is shown in Table 14-7.

Table 14-7 BIT CLK divider setting

I2SDIV.DV	f _{SYS_CLK}	f _{BIT_CLK}	f _{SYS_CLK} / f _{BIT_CLK}
0x1	128 f _S	64 f _S	2
0x2	196 f _S	64 f _S	3
0x3	256 f _S	64 f _S	4



0x5	384 f _S	64 f _S	6
0x7	512 f _S	64 f _S	8
0xB	768 f _S	64 f _S	12

As we observe in Table 14-6, if SYS_CLK is taken as over-sampling clock by CODEC, the common multiple of all SYS_CLK frequencies is much bigger than the PLL output clock frequency. To generate all different SYS_CLK frequencies, one approach is change PLL frequency according to sample rate. This is not realistic, since frequently change PLL frequency during normal operation is not recommended.

Another approach is to found some approximate common multiples of all SYS_CLK frequencies according to the fact that there tolerance in audio sample rate. Take $f_{SYS_CLK} = 256 \, f_S$, Table 14-8 list most frequencies, which are less than 400MHz, with relatively small sample rate errors. It is suggested to set PLL frequency as close to the frequencies listed as possible, then use clock dividers to generate different SYS_CLK/BIT_CLK for different sample rate.

Table 14-8 Approximate common multiple of SYS_CLK for all sample rates

Approximate Common	Max Error Caused in
Frequency (MHz)	Audio Sample Rate (%)
123.53	0.53
147.11	0.24
170.68	0.79
235.5	0.87
247.06	0.53
270.64	0.11
280.56	0.73
294.22	0.24
305.14	0.67
317.79	0.53
329.57	0.66
341.35	0.79
347	0.85
353.13	0.90
358.79	0.69
370.59	0.53
382.96	0.54
394.17	0.24

Take PLL = 270.64 MHz as an example, Table 14-9 lists the divider settings for various sample rates.



Table 14-9 CPM/AIC clock divider setting for various sampling rate if PLL = 270.64MHz

Sample Rate (kHz)	I2SCDR	I2SDIV.DV	Sample Rate Error (%)
48	1	11	0.11
44.1	1	12	-0.11
32	0	33	0.11
24	1	22	0.11
22.05	1	24	-0.11
16	1	33	0.11
12	1	44	0.11
11.025	1	48	-0.11
8	1	66	0.11

For an EXCLK clock frequency, try to generate PLL frequencies as close to the frequencies listed in Table 14-8 as possible. Table 14-10 lists the PLL parameters and audio sample errors at different PLL frequencies for EXCLK at 12MHz.

Table 14-10 PLL parameters and audio sample errors for EXCLK=12MHz

	PLL	Max Sample	
M	N	Freq (MHz)	Rate Error
103	10	123.6	0.59%
49	4	147	0.31%
128	9	170.67	0.79%
157	8	235.5	0.87%
103	5	247.2	0.59%
65	3	260	0.82%
45	2	270	0.35%
203	9	270.67	0.12%
113	5	271.2	0.32%
187	8	280.5	0.75%
237	10	284.4	0.81%
49	2	294	0.31%
178	7	305.14	0.67%
53	2	318	0.60%
302	11	329.45	0.70%
256	9	341.33	0.79%
318	11	346.91	0.88%
206	7	353.14	0.90%
299	10	358.8	0.69%
247	8	370.5	0.55%
351	11	382.91	0.55%
230	7	394.29	0.27%



The BIT_CLK should be stopped temporary when change the divider settings, or when change BIT_CLK source (from internal or external), to prevent clock glitch. Register I2SCR.STPBK is provided to assist the task. When I2SCR.STPBK = 1, BIT_CLK is disabled no matter whether it is generated internally or inputted from the external source. The operation flow is described in following.

- 1 Stop all replay/record by clear AICCR.ERPL and AICCR.EREC.
- 2 Polling I2SSR.BSY till it is 0.
- 3 Stop the BIT_CLK by write 1 to I2SCR.STPBK.
- 4 Operations concerning BIT_CLK.
- 5 Resume the BIT_CLK by write 0 to I2SCR.STPBK.

14.4.10 Interrupts

The following status bits, if enabled, interrupt the processor:

- Receive FIFO Service (AICSR.RFS). It's also DMA Request.
- Transmit FIFO Service (AICSR.TFS). It's also DMA Request.
- Transmit Under-Run (AICSR.TUR).
- Receive Over-Run (AICSR.ROR).
- Command Address and Data Transmitted, AC-link only (ACSR.CADT).
- External CODEC Registers Status Address and Data Received, AC-link only (ACSR.SADR).
- External CODEC Registers Read Status Time Out, AC-link only (ACSR.RSTO).

For further details, see the corresponding register description sections.



15 SAR A/D Controller

15.1 Overview

The A/D embedded in this processor is a CMOS low-power dissipation 12bit SAR analog to digital converter. It operates with 3.3/1.8V power supply. Circuits needed by touch screen function and battery voltage measurement are also included.

The SAR A/D controller is dedicated to control A/D to work at three different modes: Touch Screen (measure pen position and pen down pressure), Battery (check the battery power), and SADCIN (external ADC input). Touch Screen can transfer the data to memory through the DMA or CPU. Battery and SADCIN can transfer the data to memory through CPU.

Features:

- 6 Channel
- Resolution
 - 12-bit
- Integral nonlinearity
 - ±0.5 LSB
- Differential nonlinearity
 - ±0.4 LSB
- Resolution/speed
 - up to12bit 187.5ksps
- Max Frequency
 - 6.0MHz
- Power-down current
 - 1uA
- Support touch screen measurement (Through pin XP, XN, YP, YN)
- Support voltage measurement (Through pin PBAT)
- Support external SAR-ADC input (Through pin SADCIN)
- Separate Channel Conversion Mode
- Single-end and Differential Conversion Mode
- Auto X/Y, X/Y/Z and X/Y/Z1/Z2 position measurement



15.2 Pin Description

Table 15-1 SADC Pins Description

Name	I/O	Description
XN	Al	Touch screen analog differential X- position input
YN	Al	Touch screen analog differential Y- position input
XP	Al	Touch screen analog differential X- position input
YP	Al	Touch screen analog differential Y- position input
ADIN0 (PBAT)	Al	Analog input for VBAT measurement
ADIN1 (SADCIN)	Al	External SAR-ADC input



15.3 Register Description


In this section, we will describe the registers in SAR A/D controller. Following table lists all the registers definition. All register's 32bit address is physical address. And detailed function of each register will be described below.

Name	Description		Reset Value	Address	Access
					Size
ADENA	ADC Enable Register	RW	0x00	0x10070000	8
ADCFG	ADC Configure Register	RW	0x0002002C	0x10070004	32
ADCTRL	ADC Control Register	RW	0x00	0x10070008	8
ADSTATE	ADC Status Register	RW	0x00	0x1007000C	8
ADSAME	ADC Same Point Time Register	RW	0x0000	0x10070010	16
ADWAIT	ADC Wait Time Register	RW	0x0000	0x10070014	16
ADTCH	ADC Touch Screen Data Register	RW	0x00000000	0x10070018	32
ADBDAT	ADC PBAT Data Register	RW	0x0000	0x1007001C	16
ADSDAT	ADC SADCIN Data Register	RW	0x0000	0x10070020	16



15.3.1 ADC Enable Register (ADENA)

The register ADENA is used to trigger A/D to work.



Bits	Name	Description	RW
7	Reserved	Only read and can't write.	R
6:3	Reserved	These bits always read 0, and written are ignored.	R
2	TCHEN*1	Touch Screen Enable Control.	RW
		0: disable	
		1: enable	
1	PBATEN*1	PBAT Enable Control.	RW
		Sample the voltage of battery, PBATEN can be set to 1 no matter	
		TCHEN is disable or enable, and when the voltage of battery is	
		ready. PBATEN will be cleared by hardware auto.	
0	SADCINEN*1	SADCIN Enable Control.	RW
		Sample SADCIN, SADCINEN can be set to 1 no matter TCHEN is	
		disable or enable, and when SADCIN is ready, SADCINEN will be	
		cleared by hardware auto.	


NOTES:

1 *1: TCHEN, PBATEN and SADCINEN can be set to 1 at the same time. The priority of the three modes is SADCIN > PBAT > TCH.



15.3.2 ADC Configure Register (ADCFG)

The register ADCFG is used to configure the A/D.



Bits	Name		Description	RW			
31	SPZZ*1	The $X_d Y_d Z_m Z_n$ of different	ent point measure can be different.	RW			
		But the $X_dY_dZ_mZ_n$ of the	e same point measure can be same or different.				
		0: The $X_dY_dZ_mZ_n$ of the	same point measure is all the same.				
		$(X_dY_dZ1Z2, X_dY_dZ1Z$	$2, X_dY_dZ1Z2, X_dY_dZ1Z2 X_dY_dZ1Z2)$				
		1: The $X_dY_dZ_mZ_n$ of the	same point measure maybe different.				
		(X_dY_dZ1Z2, X_dY_dZ3Z)	$4, X_d Y_d Z 3 Z 4, X_d Y_d Z 1 Z 2 X_d Y_d Z 1 Z 2)$				
30	EX_IN	Choose external driver or internal driver.					
		0: X _s Y _s or X _s Y _s Z					
		1: X_dY_d or X_dY_dZ					
		It is no use for $X_dY_dZ_mZ_{n.}$					
		It is no use when ADCI	FG.XYZ = 10.				
		It is useful when ADCFG.XYZ = 00/01.					
29:19	Reserved	These bits always read 0, and written are ignored.					
18:16	DNUM	This will set which is the sampled data is the virtual value.					
		Default: = 3'b010.					
		DNUM	Number				
		3'b000	Reserved				
		3'b001	The virtual value is the 2nd sampled data				
		3'b010	The virtual value is the 3rd sampled data				
		3'b011	The virtual value is the 4th sampled data				
		3'b100	The virtual value is the 5th sampled data				
		3'b101	The virtual value is the 6th sampled data				
		3'b110	The virtual value is the 7th sampled data				
		3'b111	The virtual value is the 8th sampled data				
15	DMA_EN	When A/D is used as T	ouch Screen (CMD=1100), DMA_EN is used as	RW			
		follows:					
		0: The sample data is read by CPU					
		1: The sample data is r	1: The sample data is read by DMA				
14:13	XYZ	When A/D is used in To	ouch Screen mode (CMD=1100), XYZ is used as	RW			
		follows:					



		XYZ	Measure (EX_IN = 1)	Measure (EX_IN = 0)				
		00	$X_d \rightarrow Y_d$	$X_s \rightarrow Y_s$				
		01	$X_d \rightarrow Y_d \rightarrow Z_s$	$X_s \rightarrow Y_s \rightarrow Z_s$				
		10	$X_d \rightarrow Y_d \rightarrow Z1_d \rightarrow Z2_d$	$X_d \rightarrow Y_d \rightarrow Z1_d \rightarrow Z2_d$				
			or	or				
			$X_d \rightarrow Y_d \rightarrow Z3_d \rightarrow Z4_d$	$X_d \rightarrow Y_d \rightarrow Z3_d \rightarrow Z4_d$				
		11	Reserved	Reserved				
12:10	SNUM	The number	of repeated sampling on	e point. When A/D is used as	RW			
		Touch Scree	en (CMD=1100), SNUM is used as follows:					
		SNUM		Number				
		000	1					
		001	2					
		010	3	3				
		011	4					
		100	5	5				
		101	6					
		110	8					
		111	9					
9:5	CLKDIV	A/D converte	er frequency.		RW			
		A/D works at	the frequency between	500KHz and 6MHz.				
		If CLKDIV =	N, Then the frequency div	vide number = 12MHz/N+1.				
		0< N < 24.						
4	BAT_MD	When AD is	used as PBAT measure	the following channel mode can be	RW			
		chose to me	chose to measure the battery power.					
		0: PBAT (full	battery voltage>=2.5V)					
		1: PBAT (full	battery voltage<2.5V)					



3:0	Reserved	Only read and can't write.	R

NOTES:

*1: X_s, Y_s, Z_s means the reference mode of X, Y, Z is single-end mode.


 X_d , Y_d , $Z1_d$, $Z2_d$, $Z3_d$, Z4d means the reference mode of X, Y, Z1, Z2, Z3, Z4 is differential mode

When you measure Xs you need to make sure that X-plate is driven by external DC power.

When you measure Ys you need to make sure that Y-plate is driven by external DC power.

15.3.3 ADC Control Register (ADCTRL)

The register ADCTRL is used to control A/D to work.



Bits	Name	Description	RW
7:5	Reserved	These bits always read 0, and written are ignored.	R
4	PENDM	Pen down interrupt mask.	RW
		0: enabled	
		1: masked	
3	PENUM	Pen up interrupt mask.	RW
		0: enabled	

288



		1: masked	
2	DTCHM	Touch Screen Data Ready interrupt mask.	RW
		0: enabled	
		1: masked	
1	DRDYM	PBAT data ready interrupt mask.	RW
		0: enabled	
		1: masked	
0	SRDYM	SADCIN Data Ready interrupt mask.	RW
		0: enabled	
		1: masked	

15.3.4 ADC Status Register (ADSTATE)

The register ADCSTATE is used to keep the status of A/D.

ADSTS					0 x	100	70 0)0C
Bit	7	6	5	4	3	2	1	0
		Reserved		PEND	PENU	DTCH	DRDY	SRDY
RST	0	0	0	0	0	0	0	0


Bits	Name	Description	RW
7:5	Reserved	These bits always read 0, and written are ignored.	R
4	PEND	Pen down interrupt flag. Write 1 to this bit, the bit will clear this	RW
		bit.	
		1: active	
		0: not active	
3	PENU	Pen up interrupt flag. Write 1 to this bit, the bit will clear this bit.	RW
		1: active	
		0: not active	
2	DTCH	Touch screen data ready interrupt flag. Write 1 to this bit, the bit	RW
		will clear this bit.	
		1: active	
		0: not active	
1	DRDY	PBAT data ready interrupt flag. Write 1 to this bit, the bit will	RW
		clear this bit.	
		1: active	
		0: not active	
0	SRDY	SADCIN Data ready interrupt flag. Write 1 to this bit, the bit will	RW
		clear this bit.	



	1: active	
	0: not active	


15.3.5 ADC Same Point Time Register (ADSAME)

The register ADSAME is used to store the interval time between repeated sampling the same point. The clock frequency of the counter is 12M/128.




15.3.6 ADC Wait Pen Down Time Register (ADWAIT)

The register ADWAIT is used to store the interval time of wait pen down. And the register can be used as the interval time among the different point. The clock frequency of the counter is 12M/128.



15.3.7 ADC Touch Screen Data Register (ADTCH)

The read-only ADTCH is corresponded to 2x32 bit FIFO, it keep the sample data for touch screen. 0~11 bits are data, 15 bit is data type. 16~27 bits are data, 31 bit is data type. When write to the register, DATA will be clear to 0.





Bits	Name	Description	RW
31	TYPE1	Type of the Touch Screen Data1.	RW
		When A/D is used as Touch Screen, ADCFG.XYZ=10.	
		TYPE1=1: $X_d \rightarrow Y_d \rightarrow Z1 \rightarrow Z2$	
		TYPE1=0: $X_d \rightarrow Y_d \rightarrow Z3 \rightarrow Z4$	
		When A/D is used as Touch Screen, ADCFG.XYZ=00 or XYZ=01, TYPE1=0.	
30:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	TDATA1	The concert data of touch screen A/D.	RW
15	TYPE0	Type of the Touch Screen Data2.	RW
		When A/D is used as Touch Screen, ADCFG.XYZ=10.	
		TYPE0=1: $X_d \rightarrow Y_d \rightarrow Z1 \rightarrow Z2$	
		TYPE0=0: $X_d \rightarrow Y_d \rightarrow Z3 \rightarrow Z4$	
		When A/D is used as Touch Screen, ADCFG.XYZ=00 or XYZ=01,	
		TYPE0=0.	
14:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	TDATA0	The concert data of touch screen A/D.	RW

NOTES:

1 When A/D is used as Touch Screen, EX_IN=0 and ADCFG.XYZ=00. The format of touch screen data is as follows:

Type1	Type1 Reserved		Type0	Reserved	Data0
0	000	Ys	0	000	X _s

When A/D is used as Touch Screen, EX_IN=1 and ADCFG.XYZ=00. The format of touch screen data is as follows:

Type1	1 Reserved Data1 Type0		Type0	Reserved	Data0
0	000	Y _d	0	000	X_d

3 When A/D is used as Touch Screen, EX_IN=0 and ADCFG.XYZ=01. The format of touch screen data is as follows:

Type1	Reserved	Data1	Type0	Reserved	Data0
0	000	Ys	0	000	X _s
0	000	000000000000	0	000	Z _s

Users need to read twice to get the whole data. The first time reading gets the data Y_s and X_s . The second time reading gets the data Z_s . The relation between "touch pressure" and " Z_s " are inverse ratio.

4 When A/D is used as Touch Screen, EX_IN=1 and ADCFG.XYZ=01.



The format of touch screen data is as follows:

Type1	Reserved	Data1	Type0	Reserved	Data0
0	000	Y_d	0	000	X _d
0	000	000000000000	0	000	Z _s

Users need to read twice to get the whole data. The first time reading gets the data Y_d and X_d . The second time reading gets the data Z_s . The relation between "touch pressure" and " Z_s " are inverse ratio.

5 When A/D is used as Touch Screen, ADCFG.XYZ=11,TYPE=1.
The format of touch screen data is as follows:

Type1	Reserved	Data1	Type0	Reserved	Data0
1	000	Y_d	1	000	X_d
1	000	Z2 _d	1	000	Z1 _d

Users need to read twice to get the whole data. The first time reading gets the data Y_d and X_d . The second time reading gets the data $Z2_d$ and $Z1_d$.

The touch pressure measurement formula is as follows: (You can use formula 1 or formula 2.)

$$R_{\text{TOUCH}} = R_{\text{X-Plate}} \bullet \frac{\text{X-Position}}{4096} \left(\frac{Z_2}{Z_1} - 1 \right)$$
 (1)*1

$$R_{\text{TOUCH}} = \frac{R_{\text{X-Plate}} \bullet \text{X-Position}}{4096} \left(\frac{4096}{Z_1} - 1\right) - R_{\text{Y-Plate}} \bullet \left(1 - \frac{\text{Y-Position}}{4096}\right)$$
 (2)*1

6 When A/D is used as Touch Screen, ADCFG.XYZ=11,TYPE=0.
The format of touch screen data is as follows:

	Type1	Reserved	Data1	Type0	Reserved	Data0
0		000	Y_d	0	000	X_d
0		000	Z4 _d	0	000	Z3 _d

Users need to read twice to get the whole data. The first time reading gets the data Y_d and X_d . The second time reading gets the data $Z4_d$ and $Z3_d$.

The touch pressure measurement formula is as follows: (You can use formula 3 or formula 4.)

$$R_{\text{TOUCH}} = R_{\text{Y-Plate}} \bullet \frac{\text{Y-Position}}{4096} \left(\frac{Z_4}{Z_3} - 1 \right)$$
 (3)^{*1}

$$R_{\text{TOUCH}} = \frac{R_{\text{Y-Plate}} \bullet \text{Y-Position}}{4096} \left(\frac{4096}{Z_3} - 1\right) - R_{\text{X-Plate}} \bullet \left(1 - \frac{\text{X-Position}}{4096}\right) \tag{4}^{*1}$$



NOTES:

*1: To determine pen or finger touch, the pressure of the touch needs to be determined. Generally, it is not necessary to have very high performance for this test; therefore, the 8-bit resolution mode is recommended (however, calculations will be shown here are in 12-bit resolution mode).

 $R_{X-plate}$: Total X-axis resistor value (about 200 Ω ~ 600 Ω)

 $R_{Y-\text{plate}}$: Total Y-axis resistor value (about 200 Ω ~ 600 Ω)

X-Position: X-axis voltage sample value

Y-Position: Y-axis voltage sample value

Z1, Z2: Z1, Z2 voltage sample value

Z3, Z4: Z3, Z4 voltage sample value

15.3.8 ADC PBAT Data Register (ADBDAT)

The read-only ADBDAT is a 16-bit register, it keep the sample data of both "PBAT mode". 0~11 bits are data.

ADBDAT	T 0x1007001C											
Bit	15 14 13 12	11 10	9	8	7	6	5	4	3	2	1	0
	Reserved				ı	BD	ATA	۸				
RST	0 0 0 0	0 0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description		
15:12	Reserved	These bits always read 0, and written are ignored.	R	
11:0	BDATA		RW	
		Data of PBAT A/D convert.		
		When write to the register, DATA will be clear to 0.		

When ADCCFG.BAT_MD = 0 (full battery voltage>=2.5V), the measured voltage V_{BAT} is as follows:

$$V_{BAT} = \frac{BDATA}{4096} \bullet 7.5V * 0.986 + 0.033V$$

When ADCCFG.BAT_MD = 1 (full battery voltage < 2.5V), the measured voltage V_{BAT} is as follows:

$$V_{BAT} = \frac{BDATA}{4096} \bullet 2.5V$$

It is recommended to connect a capacitance of about 0.1uF near to pin ADIN0 to have a more stable battery measurement and better ESD protection.



15.3.9 ADC SADCIN Data Register (ADSDAT)

The read-only ADSDAT is a 16-bit register, it keep the sample data. 0~11 bits are data.



Bits	Name	Description	
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	SDATA	Data of SADCIN A/D convert.	RW
		When write to the register, DATA will be clear to 0.	



15.4 SAR A/D Controller Guide

The following describes steps of using SAR-ADC.

15.4.1 Single Operation (internal used only)

15.4.2 A simple Touch Screen Operation

(Pen Down → Sample some data of several points → Pen Up)

- 1 Set ADTCTL to 0x1f to mask all the interrupt of SADC.
- 2 Set DMA_EN to choose whether to use DMA to read the sample data out or to use CPU to read the sample data out.
- 3 Set ADCFG.SPZZ, ADCFG.EX_IN and ADCFG.XYZ to choose sample mode.
 - a $X_s \rightarrow Y_s$ (Single-end $X \rightarrow$ Single-end Y).
 - b Xd→Yd (Differential X→Differential Y).
 - c $Xs \rightarrow Ys \rightarrow Zs$ (Single-end $X \rightarrow Single-end Y \rightarrow Single-end Z).$
 - d $Xd\rightarrow Yd\rightarrow Zs$ (Differential $X\rightarrow$ Differential $Y\rightarrow$ Single-end Z).
 - e $X_d \rightarrow Y_d \rightarrow Z1_d \rightarrow Z2_d$ or $X_d \rightarrow Y_d \rightarrow Z3_d \rightarrow Z4_d$ (Reference register ADCFG.SPZZ) (Differential $X \rightarrow$ Differential $Y \rightarrow$ Differential $Z1 \rightarrow$ Differential Z2 or Differential $X \rightarrow$ Differential $Y \rightarrow$ Differential $Z3 \rightarrow$ Differential Z4).
- 4 Set ADCFG.CLKDIV to set A/D clock frequency.
- 5 Set ADWAIT to decide the wait time of pen down and the interval time between sampling different points. This time delay is necessary because when pen is put down or pen position change, there should be some time to wait the pen down signal to become stable.
- 6 Set ADSAME to decide the interval time between repeated sampling the same point. User can repeat sampling one point to get the most accurate data.
- 7 Set ADTCTL.PENDM to 0 to enable the pen down interrupt of touch panel.
- 8 Set ADENA.TCHEN to 1 to start touch panel.
- 9 When pen down interrupt is happened, you should set ADTCTL.PENDM to 1 and clear ADSTATE.PEND to close pen down interrupt. Then you should clear ADSTATE.PENDU and set ADTCTL.PENUM to 0 to enable pen up interrupt.
- 10 When pen down interrupt is happened, the SAR ADC is sampling data. When ADSTATE.DTCH to 1, user must read the sample data from ADTCH. The SAR ADC will not sample the next point until the whole data of the one point are read (no matter by CPU or DMA). If ADCFG.XYZ is mode one and mode two, user only needs to read once to get the whole data. In other modes, user needs to read twice to get the whole data.
- 11 Repeat 10 till pen up interrupt happened.
- 12 When pen up interrupt is happened, you should set ADTCTL.PENUM to 1 and clear ADSTATE.PENU. Then you should clear ADSTATE.PENDD and set ADTCTL.PENPM to 0 to enable pen down interrupt.
- 13 Wait pen down interrupt and repeat from 9.
- 14 When you want to shut down the touch screen, user can set the ADENA.TCHEN to 0. If the



last point is not sampled completely, user can abandon it.

15.4.3 PBAT Sample Operation

- 1 Set ADCFG.CLKDIV to set A/D clock frequency.
- 2 Set ADCFG.CH_MD to choose PBAT test mode channel.
- 3 Set ADENA.PBATEN to 1 to enable the channel.
- 4 When ADSTATE.DRDY = 1, you can read the sample data from ADPBAT. And the PBATEN will be set to 0 auto.

15.4.4 SADCIN Sample Operation

- 1 Set ADCFG.CLKDIV to set A/D clock frequency.
- 2 Set ADENA.SADCINEN to 1 to enable the channel.
- 3 When ADSTATE. SRDY = 1, you can read the sample data from ADSDAT. And the SADCINEN will be set to 0 auto.

NOTE: Touch Screen mode can be interrupt by the PBAT and SADCIN mode. And the priority is SADCIN > PBAT > TOUCH. If SADCINEN or PBATEN is set to 1 before or at the same time with TCHEN, SAR ADC will first work in SADCIN mode then in PBAT mode at last in touch screen mode. If SADCINEN and PBATEN are set to 1 after the TCHEN, the SAR ADC will work in touch screen mode first and finish sampling the same point completely then turn to the SADCIN or PBAT mode. And return to touch screen mode.



15.4.5 Use TSC to support keypad

SADC TSC function can apply to a keypad, if touch screen is not used. Suppose the keypad is a NxM matrix, where X direction has N key columns and Y direction has M key rows. Kij is used to indicate the key in ith column from left to right and jth row from bottom to top, where $i=0\sim(N-1)$ and $j=0\sim(M-1)$. Figure 15-1 is a 6x5 keypad circuit. The blue color is for X direction network and pink color is for Y. The networks are composed by resistors and metal line. These two networks should be connected to SADC 4 pins: XP/XN/YP/YN as illustrated in the figure. The gray circle is the key. When no key pressing, X network and Y network is open circuit. When a key is pressed, the X network and Y network is shorted under the key position.




Figure 15-1 6x5 keypad circuit

When SADC is in waiting for pen-down status (C=1100), the equivalent circuit is show in Figure 15-2. When the key is not pressed, XP is open and the PEN is pulled to VDDADC, which is logic 1. When the key Kij is pressed, the circuit is: VDDADC \rightarrow (10k Ω resistor) \rightarrow R_{XP} \rightarrow R_{YN} \rightarrow VSSADC.






Figure 15-2 Wait for pen-down (C=1100) circuit

Where

$$R_{XP} = \frac{(N-1)^{2} - i^{2}}{M \times (N-1-i) + 2i} \times R$$

$$R_{YN} = \frac{j \times (2M - 2 - j)}{N \times j + 2M - 2 - 2j} \times R$$

To ensure logic 0 at PEN in this case, following formula should be obeyed.

$$R_{XP} + R_{YN} + R_{XP0} + R_{YN0} \le 3k\Omega \tag{1}$$

It is suggested the value of N and M is as close to each other as possible. For N=2 \sim 20, M=2 \sim 20 and M=(N-1, N or N+1), we found

$$R_{XP} + R_{YN} < 2.7 \times R \tag{2}$$

After key pressing is found, the key Kij location, columns and row, should be measured by using C=0010 and C=0011 respectively. The equivalent circuits are show in Figure 15-3 and Figure 15-4, where

$$R_{X0} = \frac{N-1}{M-1} \times R$$

$$R_{Y0} = \frac{M-1}{N-1} \times R$$

$$R_{XNi} = i \times R$$

$$R_{XPi} = (N-1-i) \times R$$

$$R_{YNj} = j \times R$$

$$R_{YPi} = (M-1-j) \times R$$






Figure 15-3 Measure X-position (C=0010) circuit




Figure 15-4 Measure Y-position (C=0011) circuit

So for Kij pressing, we should get ADC converted number Ni and Nj for i and j respectively.

$$Ni = \frac{R_{XN0} + \frac{i}{M}R}{R_{XN0} + \frac{N-1}{M}R + R_{XP0}} \times 4096$$

$$Nj = \frac{R_{YN0} + \frac{j}{N}R}{R_{YN0} + \frac{M-1}{N}R + R_{YP0}} \times 4096$$

It is required the resistor between XP and XN in case of C=0010, between YP and YN in case of C=0011, must be \geq 200 Ω and it better be \geq 500 Ω . Also consider the requirement in formula (1) and (2) above, we suggest to put $R_{XP0} = R_{XN0} = R_{YP0} = R_{YN0} = 50\Omega$ or 100Ω , put $R = 500\Omega \sim 1 k\Omega$.



To use the keypad, the software should set:

ADENA.TCHEN = 1

ADCFG.EX_IN = 1

ADCFG.XYZ = 00

The operation is similar to touch screen.



16 General-Purpose I/O Ports

16.1 Overview

General Purpose I/O Ports (GPIO) is used in generating and capturing application-specific input and output signals. Each port can be programmed as an output, an input or function port that serves certain peripheral. As input, pull up/down can be enabled/disabled for the port and the port also can be configured as level or edge tripped interrupt source.

Features:

- Each port can be configured as an input, an output or an alternate function port
- Each port can be configured as an interrupt source of low/high level or rising/falling edge triggering. Every interrupt source can be masked independently
- Each port has an internal pull-up or pull-down resistor connected. The pull-up/down resistor can be disabled

The GPIO ports, named PA00~31, PB00~31, PC00~31 and PD00~31 are divided into 4 GPIO groups with maximum of 32 GPIO in each group. Group A includes PA00~PA31. Group B includes PB00~31; Group C includes PC00~PC31 and Group D include PD00~PD31. GPIO output 4 interrupts, 1 for every group, to INTC.

For every group, 23 memory-mapped 32-bit registers can be used to operate the GPIO ports:

- PAPIN, PBPIN, PCPIN, PDPIN
- PADAT, PBDAT, PCDAT, PDDAT
- PADATS, PBDATS, PCDATS, PDDATS
- PADATC, PBDATC, PCDATC, PDDATC
- PAIM, PBIM, PCIM, PDIM
- PAIMS, PBIMS, PCIMS, PDIMS
- PAIMC, PBIMC, PCIMC, PDIMC
- PAPE, PBPE, PCPE, PDPE
- PAPES, PBPES, PCPES, PDPES
- PAPEC, PBPEC, PCPEC, PDPEC
- PAFUN, PBFUN, PCFUN, PDFUN
- PAFUNS, PBFUNS, PCFUNS, PDFUNS
- PAFUNC, PBFUNC, PBFUNC, PDFUNC
- PASEL, PBSEL, PCSEL, PDSEL
- PASELS, PBSELS, PCSELS, PDSELS
- PASELC, PBSELC, PCSELC, PDSELC
- PADIR, PBDIR, PCDIR, PDDIR
- PADIRS, PBDIRS, PCDIRS, PDDIRS
- PADIRC, PBDIRC, PCDIRC, PDDIRC

- PORT PIN Level Register
- PORT Data Register
- PORT Data Set Register
- PORT Data Clear Register
- PORT Interrupt Mask Register
- PORT Interrupt Mask Set Register
- PORT Interrupt Mask Clear Register
- PORT PULL Disable Register
- PORT PULL Disable Set Register
- PORT PULL Disable Clear Register
- PORT Function Register
- PORT Function Set Register
- PORT Function Clear Register
- PORT Select Register
- PORT Select Set Register
- PORT Select Clear Register
- PORT Direction Register
- PORT Direction Set Register
- PORT Direction Clear Register



- PATRG, PBTRG, PCTRG, PDTRG
- PATRGS, PBTRGS, PCTRGS, PDTRGS
- PATRGC, PBTRGC, PCTRGC, PDTRGC
- PAFLG, PBFLG, PCFLG, PDFLG
- PORT Trigger Mode Register
- PORT Trigger Mode Set Register
- PORT Trigger Mode Clear Register
- PORT FLAG Register

Table 16-1~Table 16-4 summarized pull resistor direction and shared function ports for all GPIO.



Table 16-1 GPIO Port A summary

Bit	PA	Pull	Shared Funct	ion Port Selected by	
N	N	(U/D)	PFUN = 1 & PSEL = 0	PFUN = 1 & PSEL = 1	NOTE
0	00	U	D[0] (io)	-	7
1	01	U	D[1]/D[0] (io)	-	
2	02	U	D[2] (io)	-	7
3	03	U	D[3]/D[1] (io)	-	
4	04	U	D[4] (io)	-	7
5	05	U	D[5]/D[2] (io)	-	
6	06	U	D[6] (io)	-	7
7	07	U	D[7]/D[3] (io)	-	
8	08	U	D[8]/D[4] (io)	-	
9	09	U	D[9]/D[5] (io)	-	
10	10	U	D[10]/D[6] (io)	-	
11	11	U	D[11]/D[7] (io)	-	
12	12	U	D[12]/D[8] (io)	-	
13	13	U	D[13]/D[9] (io)	-	
14	14	U	D[14] (io)	-	7
15	15	U	D[15]/D[10] (io)	-	
16	16	U	D[16] (io)	-	6, 7
17	17	U	D[17]/D[11] (io)	-	6
18	18	U	D[18] (io)	-	6, 7
19	19	U	D[19] (io)	-	6, 7
20	20	U	D[20] (io)	-	6, 7
21	21	U	D[21] (io)	-	6, 7
22	22	U	D[22]/D[12] (io)	-	6
23	23	U	D[23] (io)	-	6, 7
24	24	U	D[24] (io)	-	6, 7
25	25	U	D[25] (io)	-	6, 7
26	26	U	D[26]/D[13] (io)	-	6
27	27	U	D[27] (io)	-	6, 7
28	28	U	D[28]/D[14] (io)	-	6
29	29	U	D[29] (io)	-	6, 7
30	30	U	D[30]/D[15] (io)	-	6
31	31	U	D[31] (io)	-	6, 7



Table 16-2 GPIO Port B summary

Bit	РВ	Pull	Shared F	unction Port Selected by	
N	N	(U/D)	PFUN = 1 & PSEL = 0	PFUN = 1 & PSEL = 1	NOTE
0	00	U	A [0] (out)	-	
1	01	U	A [1] (out)	-	
2	02	U	A [2] (out)	-	
3	03	U	A [3] (out)	-	
4	04	U	A [4] (out)	-	
5	05	U	A [5] (out)	-	
6	06	U	A [6] (out)	-	
7	07	U	A [7] (out)	-	
8	08	U	A [8] (out)	-	
9	09	U	A [9] (out)	-	
10	10	U	A [10] (out)	-	
11	11	U	A [11] (out)	-	
12	12	U	A [12] (out)	-	
13	13	U	A [13] (out)	-	
14	14	U	A [14] (out)	-	
15	15	U	A [15] (out)	-	
16	16	U	A [16] (out)	-	
17	17	U	CLS (out)	A [21] (out)	
18	18	U	SPL (out)	A [22] (out)	
19	19	U	DCS_ (out)	-	
20	20	U	RAS_ (out)	-	
21	21	U	CAS_ (out)	-	
22	22	U	SDWE_ & BUFD_ (out)	-	
23	23	U	CKE (out)	-	
24	24	U	CKO (out)	-	
25	25	U	CS1_ (out)	-	
26	26	U	CS2_ (out)	-	
27	27	U	CS3_ (out)	-	6
28	28	U	CS4_ (out)	-	6
29	29	U	RD_ (out)	-	6
30	30	U	WR_ (out)	-	6
31	31	U	WE0_ (out)	-	



Table 16-3 GPIO Port C summary

Bit	РС	Pull	Shared Fu	nction Port Selected by	
N	N	(U/D)	PFUN = 1 & PSEL = 0	PFUN = 1 & PSEL = 1	NOTE
0	00	U	LCD_D [0] (out)	-	
1	01	U	LCD_D [1] (out)	-	
2	02	U	LCD_D [2] (out)	-	
3	03	U	LCD_D [3] (out)	-	
4	04	U	LCD_D [4] (out)	-	
5	05	U	LCD_D [5] (out)	-	
6	06	U	LCD_D [6] (out)	-	
7	07	U	LCD_D [7] (out)	-	
8	08	U	LCD_D [8] (out)	-	
9	09	U	LCD_D [9] (out)	-	
10	10	U	LCD_D [10] (out)	-	
11	11	U	LCD_D [11] (out)	-	
12	12	U	LCD_D [12] (out)	-	
13	13	U	LCD_D [13] (out)	-	
14	14	U	LCD_D [14] (out)	-	
15	15	U	LCD_D [15] (out)	-	
16	16	U	LCD_D [16] (out)	-	
17	17	U	LCD_D [17] (out)	-	
18	18	U	LCD_PCLK (io)	-	
19	19	U	LCD_HSYNC (io)	-	
20	20	U	LCD_VSYNC (io)	-	
21	21	U	LCD_DE (out)	-	
22	22	J	LCD_PS (out)	A [19] (out)	
23	23	J	LCD_REV (out)	A [20] (out)	
24	24	U	WE1_ (out)	-	
25	25	U	WE2_ (out)	-	6, 7
26	26	U	WE3_ (out)	-	6, 7
27	27	U	WAIT_ (in)	-	
28	28	U	FRE_ (out)	-	
29	29	U	FWE_ (out)	-	
30	30	U	-	-	1
31	31	U		-	2



Table 16-4 GPIO Port D summary

Bit	PD	Pull	Sha	ared Function Port Se	elected by	
N	N	(U/D)	PFUN = 1 &	PFUN = 1 &	PFUN = 1 &	NOTE
			PSEL = 0 &	PSEL = 1 &	PSEL = 0 &	
			PTRG = 0	PTRG = 0	PTRG = 1	
0	00	U	CIM_D0 (in)	-		6
1	01	U	CIM_D1 (in)	-		6, 7
2	02	U	CIM_D2 (in)	-		6
3	03	U	CIM_D3 (in)	-		6, 7
4	04	U	CIM_D4 (in)	-		6
5	05	U	CIM_D5 (in)	-		6, 7
6	06	U	CIM_D6 (in)	-		6
7	07	U	CIM_D7 (in)	-		6, 7
8	08	U	MSC_CMD (io)	-		
9	09	U	MSC_CLK (out)	-		
10	10	U	MSC_D0 (io)	-		
11	11	U	MSC_D1 (io)	-		6
12	12	U	MSC_D2 (io)	-		6
13	13	U	MSC_D3 (io)	-		6
14	14	U	CIM_MCLK (out)	-		3, 6, 7
15	15	U	CIM_PCLK (in)	-		6
16	16	U	CIM_VSYN (in)	-		4, 6, 7
17	17	U	CIM_HSYN (in)	-		6, 7
18	18	U	SSI_CLK (out)	SCLK_RSTN (out)		6
19	19	U	SSI_CE0_ (out)	BCLK (io)		6
20	20	U	SSI_DT (out)	SDATO (out)		6
21	21	U	SSI_DR (in)	SDATI (in)		6
22	22	U	SSI_CE1_ & SSI_GPC (out)	SYNC (io)		6
23	23	U	PWM0 (out)	I2C_SDA (io)		
24	24	U	PWM1 (out)	I2C_SCK (io)		
25	25	U	PWM2 (out)	UART0_TXD (out)		
26	26	U	PWM3 (out)	UART0_RXD (in)		
27	27	U	PWM4 (out)	A [17] (out)		6
28	28	U	PWM5 (out)	A [18] (out)		
29	29	-	-	-		5
30	30	U	PWM6 (out)	UART0_CTS_ (in)	UART1_RXD (in)	6, 7
31	31	U	PWM7 (out)	UART0_RTS_ (out)	UART1_TXD (out)	6, 7

NOTES:

- 1 PC30: GPIO group C bit 30. If NAND flash is used, this pin must be used as NAND FRB. (NAND flash ready/busy).
- 2 PC31: GPIO group C bit 31. No corresponding pin exists for this GPIO. It is only used to 306



select the function between UART and JTAG, which share the same set of pins, by using register PCSEL [31].

When PCSEL [31]=0, select JTAG function.

When PCSEL [31]=1, select UART function.

- 3 PD14 is output 0 during the reset (PPRST_, WDT-reset and hibernating-reset) period.
- 4 The input/output direction of GPD16 pin is controlled by PDDIR[15] when GPD16 is used as GPIO function.
- 5 PD29 is only used as input and interrupt only, and with no pull-up and pull-down.
- 6 This GPIO pin is not available in JZ4725.
- 7 This GPIO pin is not available in JZ 4720.



16.2 Register Description

Table 16-5 summarized all memory-mapped registers, which can be programmed to operate GPIO port and alternate function port sharing configuration.

All registers are in 32-bits width. Usually, 1 bit in the register affects a corresponding GPIO port and every GPIO port can be operated independently.

Table 16-5 GPIO Registers

GPIO PORT A PAPIN PORT A PIN Level Register R 0x00000000 0x10010000 32 PADAT PORT A Data Register R 0x00000000 0x10010010 32 PADATS PORT A Data Set Register W 0x2??????? 0x10010014 32 PADATC PORT A Data Clear Register W 0x2??????? 0x10010018 32 PAIM PORT A Interrupt Mask Register R 0xFFFFFFFF 0x10010024 32 PAIMS PORT A Interrupt Mask Set Register W 0x???????? 0x10010024 32 PAIMC PORT A Interrupt Mask Clear Register W 0x???????? 0x10010024 32 PAIMS PORT A PULL Disable Register R 0x0000000 0x10010034 32 PAPES PORT A PULL Disable Clear Register W 0x???????? 0x10010034 32 PAFUN PORT A Function Register R 0x0000000 0x10010034 32 PAFUNS PORT A Function Clear Register W 0x???????? 0x10010044 <th>Name</th> <th>Description</th> <th>RW</th> <th>Reset Value</th> <th>Address</th> <th colspan="2">Size</th>	Name	Description	RW	Reset Value	Address	Size	
PADAT PORT A Data Register R 0x00000000 0x10010010 32 PADATS PORT A Data Set Register W 0x???????? 0x10010014 32 PADATC PORT A Data Clear Register W 0x???????? 0x10010018 32 PAIM PORT A Interrupt Mask Register R 0xFFFFFFFF 0x10010020 32 PAIMS PORT A Interrupt Mask Celar Register W 0x???????? 0x10010024 32 PAIMC PORT A Interrupt Mask Clear Register W 0x???????? 0x10010024 32 PAIMC PORT A PULL Disable Register R 0x0000000 0x10010030 32 PAPE PORT A PULL Disable Clear Register W 0x???????? 0x10010034 32 PAPES PORT A PULL Disable Clear Register W 0x???????? 0x10010034 32 PAPED PORT A Function Register R 0x0000000 0x10010034 32 PAFUNC PORT A Function Set Register W 0x????????? 0x10010044 32 <t< th=""><th></th><th>GPIO POR</th><th>TA</th><th></th><th></th><th></th></t<>		GPIO POR	TA				
PADATS PORT A Data Set Register W 0x???????? 0x10010014 32 PADATC PORT A Data Clear Register W 0x???????? 0x10010018 32 PAIM PORT A Interrupt Mask Register R 0xFFFFFFFF 0x10010020 32 PAIMS PORT A Interrupt Mask Set Register W 0x???????? 0x10010024 32 PAIMC PORT A Interrupt Mask Clear Register W 0x???????? 0x10010024 32 PAPE PORT A PULL Disable Register R 0x00000000 0x10010030 32 PAPES PORT A PULL Disable Clear Register W 0x???????? 0x10010034 32 PAPEC PORT A PULL Disable Clear Register W 0x???????? 0x10010034 32 PAPEC PORT A FULL Disable Clear Register W 0x???????? 0x10010034 32 PAPEC PORT A PULL Disable Clear Register W 0x???????? 0x10010003 32 PAPEC PORT A Full Disable Clear Register W 0x????????? 0x10010003 32	PAPIN	PORT A PIN Level Register	R	0x00000000	0x10010000	32	
PADATC PORT A Data Clear Register W 0x???????? 0x10010018 32 PAIM PORT A Interrupt Mask Register R 0xFFFFFFFF 0x10010020 32 PAIMS PORT A Interrupt Mask Set Register W 0x???????? 0x10010024 32 PAIMC PORT A Interrupt Mask Clear Register W 0x???????? 0x10010028 32 PAPE PORT A PULL Disable Register R 0x00000000 0x10010034 32 PAPES PORT A PULL Disable Set Register W 0x???????? 0x10010034 32 PAPEC PORT A PULL Disable Clear Register W 0x???????? 0x10010034 32 PAPEC PORT A Function Register R 0x00000000 0x10010004 32 PAFUNS PORT A Function Set Register W 0x???????? 0x10010044 32 PAFUNS PORT A Select Register W 0x????????? 0x10010044 32 PASEL PORT A Select Register R 0x00000000 0x10010054 32	PADAT	PORT A Data Register	R	0x00000000	0x10010010	32	
PAIM PORT A Interrupt Mask Register R 0xFFFFFFFF 0x10010020 32 PAIMS PORT A Interrupt Mask Set Register W 0x???????? 0x10010024 32 PAIMC PORT A Interrupt Mask Clear Register W 0x???????? 0x10010028 32 PAPE PORT A PULL Disable Register R 0x00000000 0x10010034 32 PAPES PORT A PULL Disable Clear Register W 0x???????? 0x10010034 32 PAPEC PORT A PULL Disable Clear Register W 0x???????? 0x10010034 32 PAFUN PORT A Function Register R 0x00000000 0x10010040 32 PAFUNS PORT A Function Set Register W 0x???????? 0x10010044 32 PAFUNC PORT A Function Clear Register W 0x???????? 0x10010044 32 PAFUNC PORT A Select Register W 0x???????? 0x10010044 32 PASEL PORT A Select Clear Register W 0x????????? 0x10010054 32	PADATS	PORT A Data Set Register	W	0x???????	0x10010014	32	
PAIMS PORT A Interrupt Mask Set Register W 0x??????? 0x10010024 32 PAIMC PORT A Interrupt Mask Clear Register W 0x??????? 0x10010028 32 PAPE PORT A PULL Disable Register R 0x00000000 0x10010030 32 PAPES PORT A PULL Disable Set Register W 0x??????? 0x10010034 32 PAPEC PORT A PULL Disable Clear Register W 0x??????? 0x10010038 32 PAFUN PORT A Function Register R 0x00000000 0x10010040 32 PAFUNS PORT A Function Set Register W 0x???????? 0x10010044 32 PAFUNC PORT A Function Clear Register W 0x???????? 0x10010044 32 PAFUNC PORT A Function Clear Register W 0x???????? 0x10010044 32 PAFUNC PORT A Select Register R 0x00000000 0x10010050 32 PASEL PORT A Select Clear Register W 0x????????? 0x10010054 32	PADATC	PORT A Data Clear Register	W	0x???????	0x10010018	32	
PAIMC PORT A Interrupt Mask Clear Register W 0x??????? 0x10010028 32 PAPE PORT A PULL Disable Register R 0x00000000 0x10010030 32 PAPES PORT A PULL Disable Set Register W 0x???????? 0x10010034 32 PAPEC PORT A PULL Disable Clear Register W 0x???????? 0x10010038 32 PAFUN PORT A Function Register R 0x00000000 0x10010040 32 PAFUNS PORT A Function Set Register W 0x???????? 0x10010044 32 PAFUNC PORT A Function Set Register W 0x???????? 0x10010044 32 PAFUNC PORT A Function Clear Register W 0x???????? 0x10010044 32 PAFUNC PORT A Function Clear Register W 0x???????? 0x10010044 32 PAFUNC PORT A Select Register W 0x????????? 0x10010054 32 PASELS PORT A Select Set Register W 0x????????? 0x10010054 32	PAIM	PORT A Interrupt Mask Register	R	0xFFFFFFF	0x10010020	32	
PAPE PORT A PULL Disable Register R 0x00000000 0x10010030 32 PAPES PORT A PULL Disable Set Register W 0x???????? 0x10010034 32 PAPEC PORT A PULL Disable Clear Register W 0x???????? 0x10010038 32 PAFUN PORT A Function Register R 0x00000000 0x10010040 32 PAFUNS PORT A Function Set Register W 0x???????? 0x10010044 32 PAFUNC PORT A Function Clear Register W 0x???????? 0x10010044 32 PAFUNC PORT A Function Clear Register W 0x???????? 0x10010044 32 PAFUNC PORT A Function Clear Register R 0x00000000 0x10010054 32 PASEL PORT A Select Register W 0x????????? 0x10010054 32 PASELS PORT A Select Set Register W 0x????????? 0x10010054 32 PASELC PORT A Select Set Register R 0x00000000 0x10010066 32 P	PAIMS	PORT A Interrupt Mask Set Register	W	0x???????	0x10010024	32	
PAPES PORT A PULL Disable Set Register W 0x???????? 0x10010034 32 PAPEC PORT A PULL Disable Clear Register W 0x???????? 0x10010038 32 PAFUN PORT A Function Register R 0x00000000 0x10010040 32 PAFUNS PORT A Function Set Register W 0x???????? 0x10010044 32 PAFUNC PORT A Function Clear Register W 0x???????? 0x10010044 32 PASEL PORT A Select Register R 0x00000000 0x10010050 32 PASELS PORT A Select Clear Register W 0x???????? 0x10010054 32 PASELC PORT A Select Clear Register W 0x???????? 0x10010054 32 PADIR PORT A Direction Register R 0x00000000 0x10010060 32 PADIRS PORT A Direction Set Register W 0x????????? 0x10010064 32 PATRG PORT A Trigger Register W 0x????????? 0x10010068 32 PATRG <td>PAIMC</td> <td>PORT A Interrupt Mask Clear Register</td> <td>W</td> <td>0x???????</td> <td>0x10010028</td> <td>32</td>	PAIMC	PORT A Interrupt Mask Clear Register	W	0x???????	0x10010028	32	
PAPEC PORT A PULL Disable Clear Register W 0x??????? 0x10010038 32 PAFUN PORT A Function Register R 0x00000000 0x10010040 32 PAFUNS PORT A Function Set Register W 0x???????? 0x10010044 32 PAFUNC PORT A Function Clear Register W 0x???????? 0x10010044 32 PASEL PORT A Select Register R 0x00000000 0x10010050 32 PASELS PORT A Select Set Register W 0x???????? 0x10010054 32 PASELC PORT A Select Clear Register W 0x???????? 0x10010054 32 PADIR PORT A Direction Register R 0x00000000 0x10010060 32 PADIRS PORT A Direction Set Register W 0x????????? 0x10010064 32 PADIRC PORT A Direction Clear Register W 0x????????? 0x10010068 32 PATRG PORT A Trigger Register R 0x00000000 0x10010070 32 PATRGC	PAPE	PORT A PULL Disable Register	R	0x00000000	0x10010030	32	
PAFUN PORT A Function Register R 0x00000000 0x10010040 32 PAFUNS PORT A Function Set Register W 0x???????? 0x10010044 32 PAFUNC PORT A Function Clear Register W 0x???????? 0x10010048 32 PASEL PORT A Select Register R 0x00000000 0x10010050 32 PASELS PORT A Select Clear Register W 0x???????? 0x10010054 32 PASELC PORT A Select Clear Register W 0x???????? 0x10010054 32 PADIR PORT A Direction Register R 0x00000000 0x10010060 32 PADIRS PORT A Direction Set Register W 0x???????? 0x10010064 32 PADIRC PORT A Direction Clear Register W 0x???????? 0x10010068 32 PATRG PORT A Trigger Register R 0x00000000 0x10010070 32 PATRGS PORT A Trigger Set Register W 0x????????? 0x10010074 32 PAFLG	PAPES	PORT A PULL Disable Set Register	W	0x???????	0x10010034	32	
PAFUNS PORT A Function Set Register W 0x???????? 0x10010044 32 PAFUNC PORT A Function Clear Register W 0x???????? 0x10010048 32 PASEL PORT A Select Register R 0x00000000 0x10010050 32 PASELS PORT A Select Set Register W 0x???????? 0x10010054 32 PASELC PORT A Select Clear Register W 0x???????? 0x10010058 32 PADIR PORT A Direction Register R 0x00000000 0x10010060 32 PADIRS PORT A Direction Set Register W 0x???????? 0x10010060 32 PADIRC PORT A Direction Clear Register W 0x???????? 0x10010064 32 PATRG PORT A Trigger Register R 0x00000000 0x10010068 32 PATRGS PORT A Trigger Register W 0x????????? 0x10010074 32 PATRGC PORT A FLAG Register R 0x00000000 0x100100074 32 PAFLG	PAPEC	PORT A PULL Disable Clear Register	W	0x???????	0x10010038	32	
PAFUNC PORT A Function Clear Register W 0x???????? 0x10010048 32 PASEL PORT A Select Register R 0x00000000 0x10010050 32 PASELS PORT A Select Set Register W 0x???????? 0x10010054 32 PASELC PORT A Select Clear Register W 0x???????? 0x10010058 32 PADIR PORT A Direction Register R 0x00000000 0x10010060 32 PADIRS PORT A Direction Set Register W 0x???????? 0x10010064 32 PADIRC PORT A Direction Clear Register W 0x???????? 0x10010064 32 PATRG PORT A Trigger Register R 0x00000000 0x10010070 32 PATRGS PORT A Trigger Set Register W 0x???????? 0x10010074 32 PAFLG PORT A FLAG Register W 0x???????? 0x10010078 32 PAFLGC PORT A FLAG Clear Register R 0x00000000 0x10010010 32 PBDAT P	PAFUN	PORT A Function Register	R	0x00000000	0x10010040	32	
PASEL PORT A Select Register R 0x00000000 0x10010050 32 PASELS PORT A Select Set Register W 0x???????? 0x10010054 32 PASELC PORT A Select Clear Register W 0x???????? 0x10010058 32 PADIR PORT A Direction Register R 0x00000000 0x10010060 32 PADIRS PORT A Direction Set Register W 0x???????? 0x10010064 32 PADIRC PORT A Direction Clear Register W 0x???????? 0x10010064 32 PATRG PORT A Trigger Register R 0x00000000 0x10010076 32 PATRGS PORT A Trigger Set Register W 0x???????? 0x10010074 32 PATRGC PORT A FLAG Register W 0x???????? 0x10010074 32 PAFLG PORT A FLAG Clear Register R 0x00000000 0x10010014 32 PBPIN PORT B PIN Level Register R 0x00000000 0x10010100 32 PBDATS PORT B	PAFUNS	PORT A Function Set Register	W	0x???????	0x10010044	32	
PASELS PORT A Select Set Register W 0x???????? 0x10010054 32 PASELC PORT A Select Clear Register W 0x???????? 0x10010058 32 PADIR PORT A Direction Register R 0x00000000 0x10010060 32 PADIRS PORT A Direction Set Register W 0x???????? 0x10010064 32 PADIRC PORT A Direction Clear Register W 0x???????? 0x10010064 32 PATRG PORT A Trigger Register R 0x00000000 0x10010070 32 PATRGS PORT A Trigger Set Register W 0x???????? 0x10010074 32 PATRGC PORT A Trigger Clear Register W 0x???????? 0x10010074 32 PAFLG PORT A FLAG Register R 0x00000000 0x10010008 32 PAFLGC PORT A FLAG Clear Register W 0x????????? 0x10010014 32 PBDAT PORT B Data Register R 0x00000000 0x10010100 32 PBDATS PO	PAFUNC	PORT A Function Clear Register	W	0x???????	0x10010048	32	
PASELC PORT A Select Clear Register W 0x???????? 0x10010058 32 PADIR PORT A Direction Register R 0x00000000 0x10010060 32 PADIRS PORT A Direction Set Register W 0x???????? 0x10010064 32 PADIRC PORT A Direction Clear Register W 0x???????? 0x10010068 32 PATRG PORT A Trigger Register R 0x00000000 0x10010070 32 PATRGS PORT A Trigger Set Register W 0x???????? 0x10010074 32 PATRGC PORT A Trigger Clear Register W 0x???????? 0x10010074 32 PAFLG PORT A FLAG Register R 0x00000000 0x10010078 32 PAFLGC PORT A FLAG Clear Register W 0x????????? 0x10010014 32 PBPIN PORT B Data Register R 0x00000000 0x1001010 32 PBDAT PORT B Data Set Register R 0x00000000 0x10010114 32 PBDATC PORT B	PASEL	PORT A Select Register	R	0x00000000	0x10010050	32	
PADIR PORT A Direction Register R 0x00000000 0x10010060 32 PADIRS PORT A Direction Set Register W 0x???????? 0x10010064 32 PADIRC PORT A Direction Clear Register W 0x???????? 0x10010068 32 PATRG PORT A Trigger Register R 0x00000000 0x10010070 32 PATRGS PORT A Trigger Set Register W 0x???????? 0x10010074 32 PATRGC PORT A Trigger Clear Register W 0x???????? 0x10010074 32 PAFLG PORT A FLAG Register R 0x00000000 0x10010080 32 PAFLGC PORT A FLAG Clear Register W 0x???????? 0x10010014 32 PBPIN PORT B PIN Level Register R 0x00000000 0x10010100 32 PBDAT PORT B Data Register R 0x00000000 0x10010110 32 PBDATS PORT B Data Clear Register W 0x????????? 0x10010118 32 PBIM PORT B I	PASELS	PORT A Select Set Register	W	0x???????	0x10010054	32	
PADIRS PORT A Direction Set Register W 0x???????? 0x10010064 32 PADIRC PORT A Direction Clear Register W 0x???????? 0x10010068 32 PATRG PORT A Trigger Register R 0x00000000 0x10010070 32 PATRGS PORT A Trigger Set Register W 0x???????? 0x10010074 32 PATRGC PORT A Trigger Clear Register W 0x???????? 0x10010078 32 PAFLG PORT A FLAG Register R 0x00000000 0x10010080 32 PAFLGC PORT A FLAG Clear Register W 0x???????? 0x10010080 32 PBPIN PORT B PIN Level Register R 0x00000000 0x10010100 32 PBDAT PORT B Data Register R 0x00000000 0x10010110 32 PBDATS PORT B Data Set Register W 0x????????? 0x10010114 32 PBDATC PORT B Interrupt Mask Register R 0xFFFFFFFF 0x10010120 32	PASELC	PORT A Select Clear Register	W	0x???????	0x10010058	32	
PADIRC PORT A Direction Clear Register W 0x???????? 0x10010068 32 PATRG PORT A Trigger Register R 0x00000000 0x10010070 32 PATRGS PORT A Trigger Set Register W 0x???????? 0x10010074 32 PATRGC PORT A Trigger Clear Register W 0x???????? 0x10010078 32 PAFLG PORT A FLAG Register R 0x00000000 0x10010080 32 PAFLGC PORT A FLAG Clear Register W 0x???????? 0x10010014 32 PBPIN PORT B PIN Level Register R 0x00000000 0x10010100 32 PBDAT PORT B Data Register R 0x00000000 0x10010110 32 PBDATS PORT B Data Set Register W 0x???????? 0x10010114 32 PBDATC PORT B Data Clear Register W 0x???????? 0x10010112 32 PBIM PORT B Interrupt Mask Register R 0xFFFFFFFF 0x10010120 32	PADIR	PORT A Direction Register	R	0x00000000	0x10010060	32	
PATRG PORT A Trigger Register R 0x00000000 0x10010070 32 PATRGS PORT A Trigger Set Register W 0x???????? 0x10010074 32 PATRGC PORT A Trigger Clear Register W 0x???????? 0x10010078 32 PAFLG PORT A FLAG Register R 0x00000000 0x10010080 32 PAFLGC PORT A FLAG Clear Register W 0x???????? 0x10010014 32 GPIO PORT B PBIN PORT B PIN Level Register R 0x00000000 0x10010100 32 PBDAT PORT B Data Register R 0x00000000 0x10010110 32 PBDATS PORT B Data Set Register W 0x???????? 0x10010114 32 PBDATC PORT B Data Clear Register W 0x????????? 0x10010118 32 PBIM PORT B Interrupt Mask Register R 0xFFFFFFFF 0x10010120 32	PADIRS	PORT A Direction Set Register	W	0x???????	0x10010064	32	
PATRGS PORT A Trigger Set Register W 0x???????? 0x10010074 32 PATRGC PORT A Trigger Clear Register W 0x???????? 0x10010078 32 PAFLG PORT A FLAG Register R 0x00000000 0x10010080 32 PAFLGC PORT A FLAG Clear Register W 0x??????? 0x10010014 32 GPIO PORT B PBPIN PORT B PIN Level Register R 0x00000000 0x10010100 32 PBDAT PORT B Data Register R 0x00000000 0x10010110 32 PBDATS PORT B Data Set Register W 0x???????? 0x10010114 32 PBDATC PORT B Data Clear Register W 0x???????? 0x10010118 32 PBIM PORT B Interrupt Mask Register R 0xFFFFFFFF 0x10010120 32	PADIRC	PORT A Direction Clear Register	W	0x???????	0x10010068	32	
PATRGC PORT A Trigger Clear Register W 0x???????? 0x10010078 32 PAFLG PORT A FLAG Register R 0x00000000 0x10010080 32 PAFLGC PORT A FLAG Clear Register W 0x???????? 0x10010014 32 GPIO PORT B PBPIN PORT B PIN Level Register R 0x00000000 0x10010100 32 PBDAT PORT B Data Register R 0x00000000 0x10010110 32 PBDATS PORT B Data Set Register W 0x???????? 0x10010114 32 PBDATC PORT B Data Clear Register W 0x???????? 0x10010118 32 PBIM PORT B Interrupt Mask Register R 0xFFFFFFFF 0x10010120 32	PATRG	PORT A Trigger Register	R	0x00000000	0x10010070	32	
PAFLG PORT A FLAG Register R 0x00000000 0x10010080 32 PAFLGC PORT A FLAG Clear Register W 0x??????? 0x10010014 32 GPIO PORT B PBPIN PORT B PIN Level Register R 0x00000000 0x10010100 32 PBDAT PORT B Data Register R 0x00000000 0x10010110 32 PBDATS PORT B Data Set Register W 0x???????? 0x10010114 32 PBDATC PORT B Data Clear Register W 0x???????? 0x10010118 32 PBIM PORT B Interrupt Mask Register R 0xFFFFFFFF 0x10010120 32	PATRGS	PORT A Trigger Set Register	W	0x????????	0x10010074	32	
PAFLGC PORT A FLAG Clear Register W 0x??????? 0x10010014 32 GPIO PORT B BPIN PORT B PIN Level Register R 0x00000000 0x10010100 32 PBDAT PORT B Data Register R 0x00000000 0x10010110 32 PBDATS PORT B Data Set Register W 0x???????? 0x10010114 32 PBDATC PORT B Data Clear Register W 0x???????? 0x10010118 32 PBIM PORT B Interrupt Mask Register R 0xFFFFFFFF 0x10010120 32	PATRGC	PORT A Trigger Clear Register	W	0x???????	0x10010078	32	
GPIO PORT B PBPIN PORT B PIN Level Register R 0x00000000 0x10010100 32 PBDAT PORT B Data Register R 0x00000000 0x10010110 32 PBDATS PORT B Data Set Register W 0x???????? 0x10010114 32 PBDATC PORT B Data Clear Register W 0x???????? 0x10010118 32 PBIM PORT B Interrupt Mask Register R 0xFFFFFFF 0x10010120 32	PAFLG	PORT A FLAG Register	R	0x00000000	0x10010080	32	
PBPIN PORT B PIN Level Register R 0x00000000 0x10010100 32 PBDAT PORT B Data Register R 0x00000000 0x10010110 32 PBDATS PORT B Data Set Register W 0x???????? 0x10010114 32 PBDATC PORT B Data Clear Register W 0x???????? 0x10010118 32 PBIM PORT B Interrupt Mask Register R 0xFFFFFFFF 0x10010120 32	PAFLGC	PORT A FLAG Clear Register	W	0x???????	0x10010014	32	
PBDAT PORT B Data Register R 0x00000000 0x10010110 32 PBDATS PORT B Data Set Register W 0x??????? 0x10010114 32 PBDATC PORT B Data Clear Register W 0x???????? 0x10010118 32 PBIM PORT B Interrupt Mask Register R 0xFFFFFFF 0x10010120 32		GPIO POR	ТВ				
PBDATS PORT B Data Set Register W 0x??????? 0x10010114 32 PBDATC PORT B Data Clear Register W 0x??????? 0x10010118 32 PBIM PORT B Interrupt Mask Register R 0xFFFFFFF 0x10010120 32	PBPIN	PORT B PIN Level Register	R	0x00000000	0x10010100	32	
PBDATC PORT B Data Clear Register W 0x??????? 0x10010118 32 PBIM PORT B Interrupt Mask Register R 0xFFFFFFF 0x10010120 32	PBDAT	PORT B Data Register	R	0x00000000	0x10010110	32	
PBIM PORT B Interrupt Mask Register R 0xFFFFFFF 0x10010120 32	PBDATS	PORT B Data Set Register	W	0x????????	0x10010114	32	
· · · · ·	PBDATC	PORT B Data Clear Register	W	0x????????	0x10010118	32	
DDIMS DODT B Interrupt Mack Set Progretor W 0v22222222 0v40040424 22	PBIM	PORT B Interrupt Mask Register	R	0xFFFFFFF	0x10010120	32	
Folivio Fort o liliteriupi iviask set register W UX!!!!!!! UX10010124 32	PBIMS	PORT B Interrupt Mask Set Register	W	0x????????	0x10010124	32	

308



PBIMC	PORT B Interrupt Mask Clear Register	W	0x???????	0x10010128	32
PBPE	PORT B PULL Enable Register	R	0x00000000	0x10010120	32
PBPES	PORT B PULL Enable Set Register	W	0x????????	0x10010134	32
PBPEC	PORT B PULL Enable Clear Register	W	0x????????	0x10010134	32
PBFUN	PORT B Function Register	R	0x00000000	0x10010140	32
PBFUNS	PORT B Function Set Register	W	0x????????	0x10010144	32
PBFUNC	PORT B Function Clear Register	W	0x????????	0x10010144	32
PBSEL	PORT B Select Register	R	0x00000000	0x10010150	32
PBSELS	PORT B Select Set Register	W	0x????????	0x10010154	32
PBSELC	PORT B Select Clear Register	W	0x????????	0x10010154	32
PBDIR	PORT B Direction Register	R	0x00000000	0x10010160	32
PBDIRS	PORT B Direction Set Register	W	0x????????	0x10010164	32
PBDIRC	PORT B Direction Clear Register	W	0x????????	0x10010164	32
PBTRG	PORT B Trigger Register	R	0x00000000	0x10010170	32
PBTRGS	PORT B Trigger Set Register	W	0x????????	0x10010174	32
PBTRGC	PORT B Trigger Clear Register	W	0x????????	0x10010174	32
PBFLG	PORT B FLAG Register	R	0x00000000	0x10010170	32
PBFLGC	PORT B FLAG Clear Register	W	0x????????	0x10010114	32
1 Bi Edd	GPIO POR		OXIIIIIII	0010010114	32
PCPIN	PORT C PIN Level Register	R	0x00000000	0x10010200	32
PCDAT	PORT C Data Register	R	0x00000000	0x10010210	32
PCDATS	PORT C Data Set Register	W	0x????????	0x10010214	32
PCDATC	PORT C Data Clear Register	W	0x????????	0x10010218	32
PCIM	PORT C Interrupt Mask Register	R	0xFFFFFFF	0x10010220	32
PCIMS	PORT C Interrupt Mask Set Register	W	0x????????	0x10010224	32
PCIMC	PORT C Interrupt Mask Clear Register	W	0x????????	0x10010228	32
PCPE	PORT C PULL Enable Register	R	0x00000000	0x10010230	32
PCPES	PORT C PULL Enable Set Register	W	0x????????	0x10010234	32
PCPEC	PORT C PULL Enable Clear Register	W	0x????????	0x10010238	32
PCFUN	PORT C Function Register	R	0x00000000	0x10010240	32
PCFUNS	PORT C Function Set Register	W	0x????????	0x10010244	32
PCFUNC	PORT C Function Clear Register	W	0x???????	0x10010248	32
PCSEL	PORT C Select Register	R	0x00000000	0x10010250	32
PCSELS	PORT C Select Set Register	W	0x???????	0x10010254	32
PCSELC	PORT C Select Clear Register	W	0x???????	0x10010258	32
PCDIR	PORT C Direction Register	R	0x00000000	0x10010260	32
PCDIRS	PORT C Direction Set Register	W	0x????????	0x10010264	32
PCDIRC	PORT C Direction Clear Register	W	0x???????	0x10010268	32
PCTRG	PORT C Trigger Register	R	0x00000000	0x10010270	32
PCTRGS	PORT C Trigger Set Register	W	0x???????	0x10010274	32
PCTRGC	PORT C Trigger Clear Register	W	0x????????	0x10010278	32



	T	1		T	1
PCFLG	PORT C FLAG Register	R	0x00000000	0x10010280	32
PCFLGC	PORT C FLAG Clear Register	W	0x????????	0x10010214	32
	GPIO POR	T D			
PDPIN	PORT D PIN Level Register	R	0x00000000	0x10010300	32
PDDAT	PORT D Data Register	R	0x00000000	0x10010310	32
PDDATS	PORT D Data Set Register	W	0x????????	0x10010314	32
PDDATC	PORT D Data Clear Register	W	0x????????	0x10010318	32
PDIM	PORT D Interrupt Mask Register	R	0xFFFFFFF	0x10010320	32
PDIMS	PORT D Interrupt Mask Set Register	W	0x????????	0x10010324	32
PDIMC	PORT D Interrupt Mask Clear Register	W	0x???????	0x10010328	32
PDPE	PORT D PULL Enable Register	R	0x00000000	0x10010330	32
PDPES	PORT D PULL Enable Set Register	W	0x???????	0x10010334	32
PDPEC	PORT D PULL Enable Clear Register	W	0x????????	0x10010338	32
PDFUN	PORT D Function Register	R	0x00000000	0x10010340	32
PDFUNS	PORT D Function Set Register	W	0x???????	0x10010344	32
PDFUNC	PORT D Function Clear Register	W	0x???????	0x10010348	32
PDSEL	PORT D Select Register	R	0x00000000	0x10010350	32
PDSELS	PORT D Select Set Register	W	0x???????	0x10010354	32
PDSELC	PORT D Select Clear Register	W	0x????????	0x10010358	32
P\DDIR	PORT D Direction Register	R	0x00000000	0x10010360	32
PDDIRS	PORT D Direction Set Register	W	0x????????	0x10010364	32
PDDIRC	PORT D Direction Clear Register	W	0x????????	0x10010368	32
PDTRG	PORT D Trigger Register	R	0x00000000	0x10010370	32
PDTRGS	PORT D Trigger Set Register	W	0x????????	0x10010374	32
PDTRGC	PORT D Trigger Clear Register	W	0x????????	0x10010378	32
PDFLG	PORT D FLAG Register	R	0x00000000	0x10010380	32
PDFLGC	PORT D FLAG Clear Register	W	0x????????	0x10010314	32

NOTE: PX**** in the description of register as follows means PA****, PB****, PC**** and PD****.



16.2.1 PORT PIN Level Register (PAPIN, PBPIN, PCPIN, PDPIN)

PAPIN, PBPIN, PCPIN and PDPIN are four 32-bit PORT PIN level registers. They are read-only registers.


	PAPIN, PBPIN, PCPIN, PDPIN												0x	100	100	00,	0x	100	101	00,	0 x	100	102	200	0x	100	103	300				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PINL31	PINL30	PINL29	PINL28	PINL27	PINL26	PINL25	PINL24	PINL23	PINL22	PINL21	PINL20	PINL19	PINL18	PINL17	PINL16	PINL15	PINL14	PINL13	PINL12	PINL11	PINL10	PINL09	PINL08	PINL07	PINL06	PINL05	PINL04	PINL03	PINL02	PINL01	PINL00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	PINL n	Where n = 0 ~ 31 and PINL n = PINL0 ~ PINL31.	R
		The PORT PIN level can be read by reading PINL n bit in register PXPIN.	

PAPIN bits 31-0 correspond to PA31-0; PBPIN to PB31-0; PCPIN to PC31-0 and PDPIN to PD 31-0.

16.2.2 PORT Data Register (PADAT, PBDAT, PCDAT, PDDAT)

PADAT, PBDAT, PCDAT and PDDAT are four 32-bit PORT DATA registers. They are read-only registers.



Bits	Name	Description	R/W
n	DATA n	Where n = 0 ~ 31 and DATA n = DATA0 ~ DATA31.	R
		The register is used as GPIO data register.	
		When GPIO is used as interrupt the register is no used.	

PADAT bits 31-0 correspond to PA31-0; PBDAT to PB31-0; PCDAT to PC31-0 and PDDAT to PD 31-0.



16.2.3 PORT Data Set Register (PADATS, PBDATS, PCDATS, PDDATS)

PADATS, PBDATS, PCDATS and PDDATA are four 32-bit PORT DATA set registers. They are write-only registers.

	PA	DAT	۲ <mark>S</mark> ,	PB	DA	ΓS,	PC	DA	TS,	PD	DA	TS					0 x′	100	100	14,	0 x	100	101	14,	0 x	100	102	214,	0 x	100	103	314
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATAS31	DATAS30	DATAS29	DATAS28	DATAS27	DATAS26	DATAS25	DATAS24	DATAS23	DATAS22	DATAS21	DATAS20	DATAS19	DATAS18	DATAS17	DATAS16	DATAS15	DATAS14	DATAS13	DATAS12	DATAS11	DATAS10	DATAS09	DATAS08	DATAS07	DATAS06	DATAS05	DATAS04	DATAS03	DATAS02	DATAS01	DATAS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	DATAS n	Writing 1 to DATAS n will set DATA n to 1 in register PXDAT.	W
		Writing 0 to DATAS n will no use.	

PADATS bits 31-0 correspond to PA31-0; PBDATS to PB31-0; PCDATS to PC31-0 and PDDATS to PD 31-0.

16.2.4 PORT Data Clear Register (PADATC, PBDATC, PCDATC, PDDATC)

PADATC, PBDATC, PCDATC and PDDATC are four 32-bit PORT DATA clear registers. They are write-only registers.

	PA	DAT	ГC,	PBI	DA	ГC,	PC	DA	TC,	PD	DA	TC					0x	100	100	18,	0x	100	101	18,	0x	100	102	218	, 0 x	100	103	118
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATAC31	DATAC30	DATAC29	DATAC28	DATAC27	DATAC26	DATAC25	DATAC24	DATAC23	DATAC22	DATAC21	DATAC20	DATAC19	DATAC18	DATAC17	DATAC16	DATAC15	DATAC14	DATAC13	DATAC12	DATAC11	DATAC10	DATAC09	DATAC08	DATAC07	DATAC06	DATAC05	DATAC04	DATAC03	DATAC02	DATAC01	DATAC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?


Bits	Name	Description	R/W
n	DATAC n	Writing 1 to DATAC n will set DATA n to 0 in register PXDAT.	W
		Writing 0 to DATAC n will no use.	

PADATC bits 31-0 correspond to PA31-0; PBDATC to PB31-0; PCDATC to PC31-0 and PDDATC to PD 31-0.



16.2.5 PORT Mask Register (PAIM, PBIM, PCIM, PDIM)

PAIM, PBIM, PCIM and PDIM are four 32-bit PORT MASK registers. They are read-only registers.



Bits	Name	Description	R/W
n	MASK n	Where n = 0 ~ 31 and MASK n = MASK0 ~ MASK31.	R
		MASK n is used for mask the interrupt of GPIO n.	
		0: Enable the pin as an interrupt source	
		1: Disable the pin as an interrupt source	

PAIM bits 31-0 correspond to PA31-0; PBIM to PB31-0; PCIM to PC31-0 and PDIM to PD 31-0.

16.2.6 PORT Mask Set Register (PAIMS, PBIMS, PCIMS, PDIMS)

PAIMS, PBIMS, PCIMS and PIMS are four 32-bit PORT MASK set registers. They are write-only registers.

	PA	IMS	, P l	зім	S, I	PCI	MS	, PI	OIM	S							0x′	100 ⁻	100	24,	0x	100	101	24,	0x	100	102	224,	0x	100	103	324
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MASKS31	MASKS30	MASKS29	MASKS28	MASKS27	MASKS26	MASKS25	MASKS24	MASKS23	MASKS22	MASKS21	MASKS20	MASKS19	MASKS18	MASKS17	MASKS16	MASKS15	MASKS14	MASKS13	MASKS12	MASKS11	MASKS10	MASKS09	MASKS08	MASKS07	MASKS06	MASKS05	MASKS04	MASKS03	MASKS02	MASKS01	MASKS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?


Bits	Name	Description	R/W
n	MASKS n	Writing 1 to MASKS n will set MASK n to 1 in register PXIM.	W
		Writing 0 to MASKS n will no use.	

PAIMS bits 31-0 correspond to PA31-0; PBIMS to PB31-0; PCIMS to PC31-0 and PDIMS to PD 31-0.



16.2.7 PORT Mask Clear Register (PAIMC, GBPIMC, PCIMC, PDIMC)

PAIMC, PBIMC, PCIMC and PDIMC are four 32-bit PORT MASK clear registers. They are write-only registers.




Bits	Name	Description	R/W
n	MASKC n	Writing 1 to MASKC n will set MASK n to 0 in register PXIM.	W
		Writing 0 to MASKC n will no use.	

PAIMC bits 31-0 correspond to PA31-0; PBIMC to PB31-0; PCIMC to PC31-0 and PDIMC to PD 31-0.

16.2.8 PORT PULL Disable Register (PAPE, PBPE, PCPE, PDPE)

PAPE, PBPE, PCPE and PDPE are four 32-bit PORT PULL disable registers. They are read-only registers.



Bits	Name	Description	R/W
n	PULL n	Where n = 0 ~ 31 and PULL n = PULL0 ~ PULL31.	R
		PULL n is used for setting the port to be PULL UP or PULL DOWN	
		enable.	
		1: No pull up or pull down resistor connects to the port	
		0: An internal pull up or pull down resistor connects to the port. Up or down	
		is pin dependence	

PAPE bits 31-0 correspond to PA31-0; PBPE to PB31-0; PCPE to PC31-0 and PDPE to PD 31-0.



16.2.9 PORT PULL Set Register (PAPES, PBPES, PCPES, PDPES)

PAPES, PBPES, PCPES and PDPES are four 32-bit PORT PULL set registers. They are write-only registers.


	PAI	PES	S, P	BP	ES,	PC	PE	S, F	PDF	ES							0x′	100	100	34,	0x	100	101	34,	0 x	100	102	234,	0x	100	1103	334
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PULLS31	PULLS30	PULLS29	PULLS28	PULLS27	PULLS26	PULLS25	PULLS24	PULLS23	PULLS22	PULLS21	PULLS20	PULLS19	PULLS18	PULLS17	PULLS16	PULLS15	PULLS14	PULLS13	PULLS12	PULLS11	PULLS10	PULLS09	PULLS08	PULLS07	PULLS06	PULLS05	PULLS04	PULLS03	PULLS02	PULLS01	PULLS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	PULLS n	Writing 1 to PULLS n will set PULL n to 1 in register PXPE.	W
		Writing 0 to PULLS n will no use.	

PAPES bits 31-0 correspond to PA31-0; PBPES to PB31-0; PCPES to PC31-0 and PDPES to PD 31-0.

16.2.10 PORT PULL Clear Register (PAPEC, PBPEC, PCPEC, PDPEC)

PAPEC, PBPEC, PCPEC and PDPEC are four 32-bit PORT PULL clear registers. They are write-only registers.



Bits	Name	Description	R/W
n	PULLC n	Writing 1 to PULLC n will set PULL n to 0 in register PXPE.	W
		Writing 0 to PULLC n will no use.	

PAPEC bits 31-0 correspond to PA31-0; PBPEC to PB31-0; PCPEC to PC31-0 and PDPEC to PD 31-0.



16.2.11 PORT Function Register (PAFUN, PBFUN, PCFUN, PDFUN)

PAFUN, PBFUN, PCFUN and PDFUN are four 32-bit PORT function registers. They are read-only registers.

	PAI	FUN	I, P	BF	UN,	PC	FU	N,	PDI	-UN	ı						0x1	00	100	40,	0x	100	101	40 ,	0x	100	102	240	, 0 x	100	1103	340
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FUN31	FUN30	FUN29	FUN28	FUN27	FUN26	FUN25	FUN24	FUN23	FUN22	FUN21	FUN20	FUN19	FUN18	FUN17	FUN16	FUN15	FUN14	FUN13	FUN12	FUN11	FUN10	FUN09	FUN08	FUN07	FUN06	FUN05	FUN04	FUN03	FUN02	FUN01	FUN00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	FUN n	Where n = 0 ~ 31 and FUN n = FUN0 ~ FUN31.	R
		In most cases, port is shared with one or more peripheral functions. FUN	
		n controls the owner of the port n.	
		0: GPIO or Interrupt	
		1: Alternate Function (Function 0 *1 or Function 1*1)	

PAFUN bits 31-0 correspond to PA31-0; PBFUN to PB31-0; PCFUN to PC31-0 and PDFUN to PD 31-0.

16.2.12 PORT Function Set Register (PAFUNS, PBFUNS, PCFUNS, PDFUNS)

PAFUNS, PBFUNS, PCFUNS and PDFUNS are four 32-bit PORT function set registers. They are write-only registers.

	PAI	FUN	IS,	PB	FUI	NS,	PC	FU	NS,	PC	FU	NS					0x1	00	100	44,	0 x	100	101	44,	0 x	100	102	244 ,	, 0 x	100	103	344
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FUNS31	FUNS30	FUNS29	FUNS28	FUNS27	FUNS26	FUNS25	FUNS24	FUNS23	FUNS22	FUNS21	FUNS20	FUNS19	FUNS18	FUNS17	FUNS16	FUNS15	FUNS14	FUNS13	FUNS12	FUNS11	FUNS10	FUNS09	FUNS08	FUNS07	FUNS06	FUNS05	FUNS04	FUNS03	FUNS02	FUNS01	FUNS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	FUNS n	Writing 1 to FUNS n will set FUN n to 1 in register PXFUN.	W
		Writing 0 to FUNS n will no use.	

PAFUNS bits 31-0 correspond to PA31-0; PBFUNS to PB31-0; PCFUNS to PC31-0 and PDFUNS to PD 31-0.



16.2.13 PORT Function Clear Register (PAFUNC, PBFUNC, PCFUNC, PDFUNC)

PAFUNC, PBFUNC, PCFUNC and PDFUNC are four 32-bit PORT function clear registers. They are write-only registers.

	PAI	FUN	۱C,	PB	FUI	NC,	PC	FU	NC	, PI	DFL	JNC	;				0x′	100	100	48 ,	0 x	100	101	48,	0 x	100	102	248	0x	100	103	348
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FUNC31	FUNC30	FUNC29	FUNC28	FUNC27	FUNC26	FUNC25	FUNC24	FUNC23	FUNC22	FUNC21	FUNC20	FUNC19	FUNC18	FUNC17	FUNC16	FUNC15	FUNC14	FUNC13	FUNC12	FUNC11	FUNC10	FUNC09	FUNC08	FUNC07	FUNC06	FUNC05	FUNC04	FUNC03	FUNC02	FUNC01	FUNC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	FUNC n	Writing 1 to FUNC n will set FUN n to 0 in register PXFUN.	W
		Writing 0 to FUNC n will no use.	

PAFUNC bits 31-0 correspond to PA31-0; PBFUNC to PB31-0; PCFUNC to PC31-0 and PDFUNC to PD 31-0.

16.2.14 PORT Select Register (PASEL, PBSEL, PCFSEL, PDSEL)

PASEL, PBSEL, PCSEL and PDSEL are four 32-bit PORT select registers. They are read-only registers.

	PA:	SEL	., P	BSI	EL,	PC	SE	L, F	DS	EL							0 x′	100	100	50 ,	0x	100	101	50 ,	0 x	100	102	250	, 0 x	100)10	350
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SEL31	SEL30	SEL29	SEL28	SEL27	SEL26	SEL25	SEL24	SEL23	SEL22	SEL21	SEL20	SEL19	1	SEL17	- 1	SEL15	4	SEL13	SEL12	SEL11	SEL10	SEL09	SEL08	SEL07	SEL06	SEL05	SEL04	SEL03	SEL02	SEL01	SEL00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	SEL n	Where n = 0 ~ 31 and SEL n = SEL0 ~ SEL31.	R
		SEL n is used for selecting the function of GPIO.	
		When PXFUN = 0:	
		0: GPIO	
		1: Interrupt	
		When PXFUN = 1:	
		0: Alternate Function 0 ^{*1}	
		1: Alternate Function 1 ^{*1}	

PASEL bits 31-0 correspond to PA31-0; PBSEL to PB31-0; PCSEL to PC31-0 and PDSEL to PD 31-0.



16.2.15 PORT Select Set Register (PASELS, PBSELS, PCSELS, PDSELS)

PASELS, PBSELS and PDSELS are four 32-bit PORT select set registers. They are write-only registers.

	PA	SEL	S,	PB:	SEL	S,	PC	SEI	_S ,	PFI	DSE	ELS	•				0x1	00	100	54,	0 x	100	101	54,	0 x	100	102	254	0x	100	103	354
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SELS31	SELS30	SELS29	SELS28	SELS27	SELS26	SELS25	SELS24	SELS23	SELS22	SELS21	SELS20	SELS19	SELS18	SELS17	SELS16	ELS1	SELS14	SELS13	SELS12	SELS11	SELS10	SELS09	SELS08	SELS07	SELS06	SELS05	SELS04	SELS03	SELS02	SELS01	SELS00
RST	. 2	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	SELS n	Writing 1 to SELS n will set SEL n to 1 in register PXSEL.	W
		Writing 0 to SELS n will no use.	

PASELS bits 31-0 correspond to PA31-0; PBSELS to PB31-0; PCSELS to PC31-0 and PDSELS to PD 31-0.

16.2.16 PORT Select Clear Register (PASELC, PBSELC, PCSELC, PDSELC)

PASELC, PBSELC, PCSELC and PDSELC are four 32-bit PORT select clear registers. They are write-only registers.

	PAS	SEL	C,	PB	SEI	₋C,	РС	SEI	LC,	PD	SE	LC					0x1	100	100	58 ,	0x	100	101	58 ,	0 x	100	102	258	, 0 x	100)103	358
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SELC31	SELC30	SELC29	SELC28	SELC27	SELC26	SELC25	SELC24	SELC23	SELC22	SELC21	SELC20	SELC19	SELC18	SELC17	SELC16	SELC15	SELC14	SELC13	SELC12	SELC11	SELC10	8ECC09	SELC08	20073S	900TES	SELC05	SELC04	SELC03	SELC02	SELC01	SELC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	SELC n	Writing 1 to SELC n will set SEL n to 0 in register PXSEL.	W
		Writing 0 to SELC n will no use.	

PASELC bits 31-0 correspond to PA31-0; PBSELC to PB31-0; PCSELC to PC31-0 and PDSELC to PD 31-0.



16.2.17 PORT Direction Register (PADIR, PBDIR, PCDIR, PDDIR)

PADIR, PBDIR, PCDIR and PDDIR are four 32-bit PORT direction registers. They are read-only registers.

	PAI	DIR	, PI	3DII	R, F	CE	DIR,	PC	DIF	₹							0x′	100	100	60 ,	0x	100	101	60 ,	0 x	100	102	260,	0x	100	1103	360
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DIR31	DIR30	DIR29	DIR28	DIR27	DIR26	DIR25	DIR24	DIR23	DIR22	DIR21	DIR20	DIR19	DIR18	DIR17	DIR16	DIR15	DIR14	DIR13	DIR12	DIR11	DIR10	DIR09	DIR08	DIR07	DIR06	DIR05	DIR04	DIR03	DIR02	DIR01	DIR00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	DIR n	Where n = 0 ~ 31 and DIR n = DIR0 ~ DIR31.	R
		DIR n is used for setting the direction of port or setting the trigger	
		direction of interrupt trigger.	
		GPIO Direction: (GPIO Function)	
		0: INPUT	
		1: OUTPUT	
		Interrupt Trigger Direction: (Interrupt Function)	
		PXTRG = 0:	
		0: Low Level Trigger	
		1: High Level Trigger	
		PXTRG =1:	
		0: Falling Edge Trigger	
		1: Rising Edge Trigger	

PADIR bits 31-0 correspond to PA31-0; PBDIR to PB31-0; PCDIR to PC31-0 and PDDIR to PD 31-0.

16.2.18 PORT Direction Set Register (PADIRS, PBDIRS, PCDIRS, PDDIRS)

PADIRS, PBDIRS, PCDIRS and PDDIRS are four 32-bit PORT direction set registers. They are write-only registers.

	PA	DIR	S, I	PBC)IR	S, F	CD	IRS	S, P	DD	IRS	;					0x′	100	100	64,	0x	100	101	64,	0x	100	102	264	0x	100	103	364
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DIRS31	DIRS30	DIRS29	DIRS28	DIRS27	DIRS26	DIRS25	DIRS24	DIRS23	DIRS22	DIRS21	DIRS20	DIRS19	DIRS18	DIRS17	DIRS16	DIRS15	DIRS14	DIRS13	DIRS12	DIRS11	DIRS10	DIRS09	DIRS08	DIRS07	DIRS06	DIRS05	DIRS04	DIRS03	DIRS02	DIRS01	DIRS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	DIRS n	Writing 1 to DIRS n will set DIR n to 1 in register PXDIR.	W



	Writing 0 to DIRS n will no use.	

PADIRS bits 31-0 correspond to PA31-0; PBDIRS to PB31-0; PCDIRS to PC31-0 and PDDIRS to PD 31-0.

16.2.19 PORT Direction Clear Register (PADIRC, PBDIRC, PCDIRC, PDDIRC)

GPDIRC0, GPDIRC1, GPDIRC2 and GPDIRC3 are four 32-bit PORT direction clear registers. They are write-only registers.

	PA	DIR	S, I	PBC	DIR	C, F	CD	IRO), P	DD	IRC	;					0x1	100	100	68 ,	0x	100	101	68,	0x	100	102	268	0x	100	103	368
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DIRC31	DIRC30	DIRC29	DIRC28	DIRC27	DIRC26	DIRC25	DIRC24	DIRC23	DIRC22	DIRC21	DIRC20	DIRC19	DIRC18	DIRC17	DIRC16	DIRC15	DIRC14	DIRC13	DIRC12	DIRC11	DIRC10	DIRC09	DIRC08	DIRC07	902AIG	DIRC05	DIRC04	DIRC03	DIRC02	DIRC01	DIRC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	DIRC n	Writing 1 to DIRC n will set DIR n to 0 in register PXDIR.	W
		Writing 0 to DIRC n will no use.	

PADIRC bits 31-0 correspond to PA31-0; PBDIRC to PB31-0; PCDIRC to PC31-0 and PDDIRC to PD 31-0.

16.2.20 PORT Trigger Register 0, 1, 2 and 3 (PATRG, PBTRG, PCTRG, PDTRG)

PATRG, PBTRG, PCTRG and PDTRG are four 32-bit PORT trigger registers. They are read-only registers.

	PAT	ΓRO	, P	вт	RG,	PC	TR	G, F	TD	RG							0x1	100	100	70 ,	0x	100	101	70 ,	0 x	100	102	270	, 0 x	100)103	370
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TRIG31	TRIG30	TRIG29	TRIG28	TRIG27	TRIG26	TRIG25	TRIG24	TRIG23	TRIG22	TRIG21	TRIG20	TRIG19	TRIG18	TRIG17	TRIG16	TRIG15	TRIG14	TRIG13	TRIG12	TRIG11	TRIG10	TRIG09	TRIG08	TRIG07	TRIG06	TRIG05	TRIG04	TRIG03	TRIG02	TRIG01	TRIG00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	TRIG n	Where n = 0 ~ 31 and TRIG n = TRIG00 ~ TRIG31.	R
		TRIG n is used for setting the trigger mode for interrupt.	
		When GPIO is used as interrupt function:	
		0: Level Trigger Interrupt	
		1: Edge Trigger Interrupt	



	When GPIO is used as alternate function:	
	0: Alternate Function Group 0	
	1: Alternate Function Group 1	

PATRG bits 31-0 correspond to PA31-0; PBTRG to PB31-0; PCTRG to PC31-0 and PDTRG to PD 31-0.

16.2.21 PORT Trigger Set Register (PATRGS, PBTRGS, PCTRGS, PDTRGS)

PATRGS, PBTRGS, PCTRGS and PDTRGS are four 32-bit PORT trigger set registers. They are write-only registers.

	PA	TRO	SS,	PB	TRO	GS,	PC	TR	GS,	PE	TR	GS					0x′	100	100	74,	0x	100	101	74 ,	0 x	100	102	274,	0x	100	103	374
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TRIGS31	TRIGS30	TRIGS29	TRIGS28	TRIGS27	TRIGS26	TRIGS25	TRIGS24	TRIGS23	TRIGS22	TRIGS21	TRIGS20	TRIGS19	TRIGS18	TRIGS17	TRIGS16	TRIGS15	TRIGS14	TRIGS13	TRIGS12	TRIGS11	TRIGS10	TRIGS09	TRIGS08	TRIGS07	TRIGS06	TRIGS05	TRIGS04	TRIGS03	TRIGS02	TRIGS01	TRIGS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	TRIGS n	Writing 1 to TRIGS n will set TRIG n to 1 in register PXTRG.	W
		Writing 0 to TRIGS n will no use.	

PATRGS bits 31-0 correspond to PA31-0; PBTRGS to PB31-0; PCTRGS to PC31-0 and PDTRGS to PD 31-0.

16.2.22 PORT Trigger Clear Register (PATRGC, PBTRGC, PCTRGC, PDTRGC)

PATRGC, PBTRGC, PCTRGC and PDTRGC are four 32-bit PORT trigger clear registers. They are write-only registers.

	PA	TRO	SC,	PB	TR	GC,	PC	TR	GC	, PI	DTF	RGC	;				0x1	100	100	78 ,	0x	100	101	78 ,	0x	100	102	278 ,	, 0 x	100	103	78
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TRIGC31	TRIGC30	TRIGC29	TRIGC28	TRIGC27	TRIGC26	TRIGC25	TRIGC24	TRIGC23	TRIGC22	TRIGC21	TRIGC20	TRIGC19	TRIGC18	TRIGC17	TRIGC16	TRIGC15	TRIGC14	TRIGC13	TRIGC12	TRIGC11	TRIGC10	TRIGC09	TRIGC08	TRIGC07	TRIGC06	TRIGC05	TRIGC04	TRIGC03	TRIGC02	TRIGC01	TRIGC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	TRIGC n	Writing 1 to TRIGC n will set TRIG n to 0 in register PXTRG.	W
		Writing 0 to TRIGC n will no use.	

PATRGC bits 31-0 correspond to PA31-0; PBTRGC to PB31-0; PCTRGC to PC31-0 and PDTRGC to



PD 31-0.

16.2.23 PORT FLAG Register (PAFLG, PBFLG, PCFLG, PDFLG)

PAFLG, PBFLG, PCFLG and PDFLG are four 32-bit GPIO FLAG registers. They are read-only registers.

	PAI	AFLG, PBFLG, PCFLG, PDFLG											0x10010080, 0x10010180, 0							0x10010280, 0x100103					380							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FLAG31	FLAG30	FLAG29	FLAG28	FLAG27	FLAG26	FLAG25	FLAG24	FLAG23	FLAG22	FLAG21	FLAG20	FLAG19	FLAG18	FLAG17	FLAG16	FLAG15	FLAG14	FLAG13	FLAG12	FLAG11	FLAG10	FLAG09	FLAG08	FLAG07	FLAG06	FLAG05	FLAG04	FLAG03	FLAG02	FLAG01	FLAG00
RST	n	Ω	0	Λ	Ω	0	0	0	Λ	Λ	Λ	Ω	0	Λ	0	Λ	Λ	Λ	0	Λ	0	n	Λ	Λ	Ω	0	Ω	0	0	0	0	0

Bits	Name	Description	R/W
n	FLAG n	Where n = 0 ~ 31 and FLAG n = FLAG00 ~ FLAG31.	R
		FLAG n is interrupt flag bit for checking the interrupt whether to happen.	
		When GPIO is used as interrupt function and the interrupt happened, the	
		FLAG n in PXFLG will be set to 1.	

PAFLG bits 31-0 correspond to PA31-0; PBFLG to PB31-0; PCFLG to PC31-0 and PDFLG to PD 31-0.

16.2.24 PORT FLAG Clear Register (PAFLGC, PBFLGC, PCFLGC, PDFLGC)

PAFLGC, PBFLGC, PCFLGC and PDFLGC are four 32-bit GPIO FLAG Clear registers. They are read-only registers.

	PA	FLG	C,	РΒ	FLC	ЭC,	PC	FL	GC,	PD	FL	GC					0x	100	100	14,	0x	100	101	14,	0x	100	102	214,	, 0 x	100	103	314
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FLAGC31	FLAGC30	FLAGC29	FLAGC28	FLAGC27	FLAGC26	FLAGC25	FLAGC24	FLAGC23	FLAGC22	FLAGC21	FLAGC20	FLAGC19	FLAGC18	FLAGC17	FLAGC16	FLAGC15	FLAGC14	FLAGC13	FLAGC12	FLAGC11	FLAGC10	FLAGC09	FLAGC08	FLAGC07	FLAGC06	FLAGC05	FLAGC04	FLAGC03	FLAGC02	FLAGC01	FLAGC00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	FLAGC n	When GPIO is used as interrupt function and when write 1 to the bit, the	R
		bit FLAG n in PXFLG will be cleared.	

PAFLGC bits 31-0 correspond to PA31-0; PBFLGC to PB31-0; PCFLGC to PC31-0 and PDFLGC to PD 31-0.



16.3 Program Guide

16.3.1 GPIO Function Guide

- 1 Set PXFUN to choose the function of GPIO / Interrupt by writing 1 to register PXFUNC.
- 2 Set PXSEL to choose the function of GPIO by writing 1 to register PXSELC.
- 3 Set PXDIR to choose the direction of GPIO by writing 1 to register PXDIRS or PXDIRC.
- 4 Others.
 - a You can read the PORT PIN level by reading register PXPIN.
 - b You can use register PXDAT as normal data register. The register can be set by register PXDATS and PXDATC.
 - c You can set PXPE by writing 1 to register PXPES or PXPE to use Internal pull-up/down resistor or not.

16.3.2 Alternate Function Guide

- 1 Set PXFUN to 0 by writing 1 to register PXFUNC. (Ready state)
- 2 Set PXSEL to choose the alternate function 0 by writing 1 to register PXSELC. Set PXSEL to choose the alternate function 1 by writing 1 to register PXSELS.
- 3 Set PXFUN to choose the function of alternate function by writing 1 to register PXFUNS.

16.3.3 Interrupt Function Guide

First you should keep GPIO status.

- 1 Set PXIM by writing 1 to register PXIMS.
- 2 Set PXTRG to choose the interrupt trigger mode by writing 1 to register PXTRGS or PXTRGC.
- 3 Set PXFUN to choose the function of GPIO / Interrupt by writing 1 to register or PXFUNC.
- 4 Set PXSEL to choose the Interrupt function by writing 1 to register PXSELS.
- 5 Set PXDIR to choose the direction of interrupt trigger by writing 1 to register PXDIRS or PXDIRC.
- 6 Set the PXFLGC register to clear the interrupt flag.
- 7 Clear PXIM by writing 1 to register PXIMC to enable the GPIO interrupt.

16.3.4 Disable Interrupt Function Guide

- 1 Set PXIM by writing 1 to register PXIMS.
- 2 Set PXTRG to 0 by writing 1 to register PXTRGC.
- 3 Set PXDIR to 0 by writing 1 to register PXDIRC.
- 4 Set PXFUN to 0 by writing 1 to register or PXFUNC.
- 5 Set PXSEL to 0 by writing 1 to register PXSELC.



17 I2C Bus Interface

17.1 Overview

The I2C bus was created by the Phillips Corporation and is a serial bus with a two-pin interface. The SDA data pin is used for input and output functions and the SCL clock pin is used to control and reference the I2C bus. The I2C unit allows the processor to serve as a master and slave device that resides on the I2C bus. The I2C unit enables the processor to communicate with I2C peripherals and microcontrollers for system management functions. The I2C bus requires a minimum amount of hardware to relay status and reliability information concerning the processor subsystem to an external device. The I2C unit is a peripheral device that resides on the processor internal bus. Data is transmitted to and received from the I2C bus via a buffered interface. Control and status information is relayed through a set of memory-mapped registers. Refer to *The I2C-Bus Specification* for complete details on I2C bus operation.

The I2C has the following features:

- Supports only single master mode
- Supports I2C standard-mode and F/S-mode up to 400 kHz
- I2C receiver and transmitter are double-buffered
- Supports burst reading or writing of data
- Supports random writing access of data
- Supports general call address and START byte format after START condition
- Independent, programmable serial clock generator
- Supports slave coping with fast master during data transfers by holding the SCL line on a bit level
- The number of devices that you can connect to the same I2C-bus is limited only by the maximum bus capacitance of 400pF



17.2 Pin Description

Table 17-1 Smart Card Controller Pins Description

Name	I/O	Description
SDA	Input/Output	I2C Serial Clock Line signal.
SCL	Input/Output	I2C Serial Data/Address signal.




17.3 Register Description

Table 17-2 I2C Registers Description


Name	RW	Reset Value	Address	Access Size
I2CDR	RW	0x??	0x10042000	8
I2CCR	RW	0x00	0x10042004	8
I2CSR	RW	0x04	0x10042008	8
I2CGR	RW	0x0000	0x1004200C	16

17.3.1 Data Register (I2CDR)



Bits	Name	Description	RW
7:0	DR	Data port of HW FIFO.	RW

17.3.2 Control Register (I2CCCR)



NOTE:


*: STA and STO can only be written with 1.

Bits	Name	Description	RW
7:5	Reserved	These bits always read as 0. Write data to these bits are ignored.	R
4	IEN	I2C interrupt bit. 0: Disable I2C interrupt; 1: Enable I2C interrupt.	RW
3	STA	I2C START bit. 0: START condition will not be sent to I ² C bus; 1: START	RW
		condition will be sent to I ² C bus.	
2	STO	I2C STOP bit. 0: STOP condition won't be sent to I ² C bus; 1: STOP	RW




		condition will be sent to I ² C bus.	
1	AC	I2C Acknowledge Control Bit. 0: will be sent to I ² C bus as LOW level acknowledge signal; 1: will be sent to I ² C bus as HIGH level	RW
		acknowledge signal.	
0	I2CE	Enable of I2C. 0: I2C module is disabled; 1: I2C module is enabled.	RW

17.3.3 Status Register (I2CSR)



Bits	Name	Description	RW
7:5	Reserved	These bits always read as 0. Write data to these bits are ignored.	R
4	STX	STA/STO Command is On. 0: STA/STO FIFO buffer is empty; 1:	R
		STA/STO FIFO buffer is not empty.	
3	BUSY	I2C Bus Busy. 0: I2C bus is free; 1: I2C bus is busy.	R
2	TEND	Transmission End Flag. 0: Byte transmission or acknowledge bit for that	R
		byte has not completed; 1: The I2C is in transmission idle state.	
1	DRF	Data Register Valid Flag. 0: Data in I2CDR is invalid; 1: Data in I2CDR is	R
		valid.	W
0	ACKF	Acknowledge Level Flag. 0: The acknowledge signal from I ² C-bus is "0";	R
		1: The acknowledge signal from I ² C-bus is "1".	

17.3.4 Clock Generator Register (I2CGR)



Bits	Name	Description	RW
15:01	GR	Sets the frequency of serial clock. The serial clocks frequency is	RW
		calculated as follows:	
		[Value of I2CGR] = [Frequency of Device_clock] / (16 * [SCL clock	



	l ratel) _ 1	

NOTE: To make the I2C operate normally, frequency of PCLK (APB-bus clock) should not lower than transfer 2 * [byte rate].



17.4 I²C-Bus Protocol

17.4.1 Bit Transfer

Due to the variety of different technology devices (CMOS, NMOS, bipolar) which can be connected to the I²C-bus, the levels of the logical '0' (LOW) and '1' (HIGH) are not fixed and depend on the associated level of VDD. One clock pulse is generated for each data bit transferred.

17.4.2 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW states of the data line can only change when the clock signal on the SCL line is LOW.

17.4.3 START and STOP Conditions

A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition.

17.4.4 Byte Format

- 1 Every byte put on the SDA line must be 8-bits width.
- 2 The number of bytes that can be transmitted/received per transfer is unrestricted.
- 3 Each byte has to be followed by an acknowledge (ack/nack) bit.
- 4 Data is transferred with the most significant bit (MSB) first.
- 5 Data transfer with an acknowledge signal (acknowledge or not-acknowledge) is obligatory.
- 6 The acknowledge related clock pulse is generated by the master.
- 7 The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse.
- 8 Slave can hold the SCL line LOW during the SCL in LOW level at any bit to force the master to proceed a lower speed of transfer.






Figure 17-1 I2C-bus Protocol




Figure 17-2 I²C-bus Protocol (cont.)

NOTES:

- 1 Sr means repeated START condition. P means STOP condition.
- 2 In Fig (a), if the master does not generate Sr or P, the next data byte follows the ack.
- 3 In Fig (b), nack is received, the master generates Sr or P and the transfer terminates.



17.4.5 Data Transfer Format

17.4.5.1 First Byte

The first byte is a term indicates the address byte after START condition.

1 Normal 7-bit Address:

After the START condition, the addressing procedure for the I²C-bus is such that the first byte usually determines which slave will been selected by the master.

The first seven bits of the first byte make up the slave address. The eighth bit is the LSB (least significant bit). It determines the direction of the message. A 'zero' in the least significant position of the first byte means that the master will write information to a selected slave. A 'one' in this position means that the master will read information from the slave.

When an address is sent, each device in a system compares the first seven bits after the START condition with its address. If they match, the device considers itself addressed by the master as a slave-receiver or slave-transmitter, depending on the R/W bit.

A slave address can be made-up of a fixed and a programmable part. Since it's likely that there will be several identical devices in a system, the programmable part of the slave address enables the maximum possible number of such devices to be connected to the I²C-bus. The number of programmable address bits of a device depends on the number of pins available. For example, if a device has 4 fixed and 3 programmable address bits, a total of 8 identical devices can be connected to the same bus.




Figure 17-3 Normal 7 Bit Address after START Condition

2 General Call Address:

Address byte with all bits are "0" is defined as "general call address". When this address is used, all devices should, in theory, respond with an acknowledge. However, if a device doesn't need any of the data supplied within the general call structure, it can ignore this address by not issuing an acknowledgment. If a device does require data from a general call address, it will acknowledge this address and behave as a slave- receiver. The second and following bytes will be acknowledged by every slave-receiver capable of handling this data. A slave that cannot process one of these bytes must ignore it by not-acknowledging.



The second byte of the general call address then defines the action to be taken.




Figure 17-4 General Call Address after START Condition

3 START Byte Address:

START Byte:

After the START condition S has been transmitted by the master, data transfer can be preceded by a start procedure which is much longer than normal. The start procedure consists of:

- A START condition (S)
- A START byte (00000001)
- An acknowledge clock pulse (ACK)*
- A repeated START condition (Sr)

NOTE: An acknowledge-related clock pulse is generated after the START byte. This is present only to conform to the byte handling format used on the bus. No device is allowed to acknowledge the START byte.

When the START byte (00000001) is transmitted, another microcontroller (the slave) can therefore sample the SDA line at a low sampling rate (also determined by the I2CGR) until one of the seven zeros in the START byte is detected. After detection of this LOW level on the SDA line, the microcontroller can switch to a higher sampling rate to find the repeated START condition Sr which is then used for synchronization.




Figure 17-5 START Byte after START Condition



17.4.5.2 Transfer Format

A data transfer is always terminated by a STOP condition (P) generated by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated START condition (Sr) and address another slave without first generating a STOP condition. Various combinations of read/write formats are then possible within such a transfer.

Possible data transfer formats are:

- Master-transmitter transmits to slave-receiver. The transfer direction is not changed.
- Master reads slave immediately after first byte. At the moment of the first acknowledge, the master-transmitter becomes a master- receiver and the slave-receiver becomes a slave-transmitter.
- This first acknowledge is still generated by the slave. The STOP condition is generated by the master, which has previously sent a not-acknowledge.

NOTES:

- 1 Combined formats can be used, for example, to control a serial memory. During the first data byte, the internal memory location has to be written. After the START condition and slave address is repeated, data can be transferred.
- 2 All decisions on auto-increment or decrement of previously accessed memory locations etc. are taken by the designer of the device.
- 3 Each byte is followed by an acknowledgment bit as indicated by the 'A 'or '!A ' blocks in the sequence.




Figure 17-6 A Master-Transmitter Addresses a Slave Receiver with a 7-Bit Address






Figure 17-7 A Master Reads the Slave Immediately after the First Byte (Master-Receiver)



17.5 I2C Operation

17.5.1 I2C Initialization

Before transmitting and receiving data, set the I2CE bit in I2CCR to 1 to enable I2C operation and set I2CGR for proper serial clock frequency. Set the I2CE bit to 0 after transmitting or receiving data for low power dissipation.




Figure 17-8 I2C Initialization

NOTE: This step is selectable.



17.5.2 Write Operation

Following figure illustrates the flow of a write operation.




Figure 17-9 I2C Write Operation Flowchart



17.5.3 Read Operation

Following figure illustrates the flow of read operation.




Figure 17-10 I2C Read Operation Flowchart






Figure 17-11 Read Operation Flowchart (cont.)



18 Synchronous Serial Interface

18.1 Overview

The SSI is a full-duplex synchronous serial interface and can connect to a variety of external analog-to-digital (A/D) converters, audio and telecom codecs, and other devices that use serial protocols for transferring data. The SSI supports National's Microwire, Texas Instruments Synchronous Serial Protocol (SSP), and Motorola's Serial Peripheral Interface (SPI) protocol.

The SSI operates in master mode (the attached peripheral functions as a slave) and supports serial bit rates from 7.2 KHz to 54 MHz. Serial data formats may range from 2 to 17 bits in length. The SSI provides 128 entries deep x 17 bits wide transmit and receive data FIFOs.

The FIFOs may be loaded or emptied by the Central Processor Unit (CPU) using programmed I/O, or DMA transfers while receiving or transmitting.

Features:

- 3 protocols support: National's Microwire, TI's SSP, and Motorola's SPI
- Full-duplex or transmit-only or receive-only operation
- Programmable transfer order
 - MSB first or LSB first
- 128 entries deep x 17 bits wide transmit and receive data FIFOs
- Configurable normal transfer mode or Interval transfer mode
- Programmable clock phase and polarity for Motorola's SSI format
- Two slave select signal (SSI_CE_ / SSI_CE2_) supporting up to 2 slave devices
- Back-to-back character transmission/reception mode
- Loop back mode for testing



18.2 Pin Description

Table 18-1 Micro Printer Controller Pins Description

Name	I/O	Description
SSI_CLK	Output	Serial bit-rate clock
SSI_CE_	Output	First slave select enable
SSI_CE2_/	Output	Second slave select enable /
SSI_GPC		General purpose control signal to external chip
SSI_DT	Output	Transmit data (serial data out)
SSI_DR	Input	Receive data (serial data in)

SSI_CLK is the bit-rate clock driven from the SSI to the peripheral. SSI_CLK is toggled only when data is actively being transmitted and received.

SSI_CE_ or SSI_CE2_ are the framing signal, indicating the beginning and the end of a serialized data word.

SSI_DT and SSI_DR are the Transmit and Receive serial data lines.

SSI_GPC is general-purpose control signal, synchronized with SSI_CLK, can be used for LCD control.

When the multiplexed pin is configured as SSI_GPC pin, SSI can't be configured for 17-bit (or multiples of it) data transfer. And the SSI can only perform transfer with the only slave select SPI_CE_.

SSI_GPC and SSI_CE2_ is a multiplexed pin.



18.3 Register Description

The SSI has seven registers: one data, two control, one status, one bit-rate control, and two interval control registers. The table lists these registers.

Table 18-2 SSI Serial Port Registers

Name RW **Reset Value Address** RW 0x?? 0x10043000 32 RW 0x0000 0x10043004 16

Access Size SSIDR SSICR0 SSICR1 RW 0x00087860 0x10043008 32 SSISR RW 0x00000098 0x1004300C 32 RW 16 **SSIITR** 0x0000 0x10043010 **SSIICR** RW 0x00 8 0x10043014 SSIGR RW 0x0000 0x10043018 16

18.3.1 SSI Data Register (SSIDR)


SSIDR 0x10043000 Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 GPC/D16 Transmit/Receive Data Reserved

Bits	Name	Description	RW
31:17	Reserved		R
16	GPC/D16	This bit can be used as normal data bus bit 16 or GPC bit alternatively.	RW
		When the multiplexed output pin is selected as SSI_CE2_, it is normal	
		data bus bit and it's readable / writable; when multiplexed pin is selected	
		as SSI_GPC, it is GPC bit for SSI_GPC pin output and it's write-only.	
15:0	Transmit/	Data word to be written to/read from Transmit/Receive FIFO.	RW
	Receive	When the transfer frame length is less than 17-bit, received data is	
	Data	automatically right justified in the receive-FIFO and the upper unused bits	
		are filled with '0'. For transmission, the upper unused bits of the data	
		written into SSIDR is ignored by the transmit logic. (NOTE: "upper	
		unused bits" does not include the SSIDR.GPC bit.	
		National microwire format includes format 1 and format2, when national	
		microwire format 2 is selected, Bit 16 of SSIDR is defined as read/write	
		operation judge bit, if it is 0, bit 15~0 represent one read command; if it is	
		1, bit 15~0 represent one write command and following is the written	



data. So the maximum length of one command (is defined in MCOM) is	
16, the maximum length of one written or read data (is defined in FLEN)	
can be 17.	
Transmit-FIFO only contain one read operation command once, or one	
write operation command and its data once, after transmit-FIFO is empty,	
next command can be filled in transmit-FIFO.	

18.3.2 SSI Control Register0 (SSICR0)



Bits	Name	Description	RW
15	SSIE	This bit is used to enable/disable SSI module. 0: disable; 1: enable.	RW
		Clearing SSIE will not reset SSI FIFO, SSICR0, SSICR1, SSIGR, SSIITR	
		and SSIICR automatically. Software should ensure the FIFOs/registers are	
		properly configured and be flush/reset manually when necessary before	
		enabling SSI.	
14	TIE	This bit enables/disables the transmit-FIFO half-empty interrupt TXI.	RW
		0: disable; 1: enable.	
13	RIE	This bit enables/disables the receive-FIFO half-full interrupt RXI.	RW
		0: disable; 1: enable.	
12	TEIE	This bit enables/disables the transmit-error interrupt TEI.	RW
		0: disable; 1: enable.	
11	REIE	This bit enables/disables the receive-error interrupt REI.	RW
		0: disable; 1: enable.	
10	LOOP	Used for test purpose. In loop mode, the output of SSI transmit shift register	RW
		is connected to input of SSI receive shift register internally. The data	
		received should be the same as the data transmitted. And do not output	
		any valid signals on the pins.	
		0: normal SSI mode; 1: LOOP mode.	



9	RFINE	This bit enables/disables											
		receive finish control		RFINE	RFINC	Receive Finish							
		function.				Condition							
		0: disable; 1: enable.		0	X	Same as transmit							
		For SSICR1.FMAT = B'10				completion condition							
		(National Microwire				(transmit-fifo is empty							
		format 1 is selected),				and SSICR1.UNFIN =							
		SSICR0.RFINE must be				0)							
		0.		1	0	Receive continue							
8	RFINC*	Receive finish control bit.		1	1	Receive finish	RW						
		0: receive continue				.							
		1: receive finished											
7	Reserved						R						
6	FSEL	This bit sets the frame sign	al	to be used	d for slave	select. The unselected	RW						
		frame signal always output	in	valid level	. When mu	ıltiplexed pin is used as							
		SSI_GPC, only 0 can be se	et.										
		0: SSI_CE_ is selected											
		1: SSI_CE2_ is selected											
5:3	Reserved		F										
2	TFLUSH	Flush the transmit FIFO wh	sh the transmit FIFO when set to 1. Always return 0 when read.										
1	RFLUSH	Flush the receive FIFO who	en	set to 1. A	lways retu	urn 0 when read.	RW						
0	DISREV	This bit enables/disables re	enables/disables receive function. 0: enable; 1: disable.										

NOTE:

*.

- When transmitting finished or for receive-only operation, transmit function can be disabled and this bit is used to control receiving completion, and the SSI will consume less power.
- When the finish condition is set, the receiving will complete after present character is completely shifted in, then the SSI will stop the SSI_CLK and negate the SSI_CE_ / SSI_CE2_ if necessary. To make sure present transfer is completed, user must read and get SSISR.END = 1 (or SSISR.BUSY = 0).

18.3.3 SSI Control Register1 (SSICR1)

	SSI	CR	1																										0 x	100	430	800
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FRMHI		TEVCK		TCI	KFI	LFST	ITFRM	NIJNO	MULTS	FM	AT		TTI	RG			MC(ОМ		F	RTR	G			FLI	EN				PHA	POL
RST	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	0	0	0	0	0



Bits	Name	Description									
31:30	FRMHL	Frame valid leve	select, FRMHL [1: 0] correspond to SSI	_CE2_ and	RW						
		SSI_CE_ respec	tively.								
		FRMHL[1:0]	Description								
		00	SSI_CE_ is low level valid and	Initial value							
			SSI_CE2_ is low level valid								
		01	SSI_CE_ is high level valid and								
			SSI_CE2_ is low level valid								
		10	SSI_CE_ is low level valid and								
			SSI_CE2_ is high level valid								
		11	SSI_CE_ is high level valid and								
			SSI_CE2_ is high level valid								
29:28	TFVCK	Time from frame	valid to clock start, that provide program	mable time	RW						
		delay from frame	(SSI_CE_/SSI_CE2_) assert edge to S	SI_CLK leading							
		edge. When TFV	CK = B'00, the time is fixed half SSI_CL	K or one							
		SSI_CLK cycle a	ccording to SSICR1.POL and SSICR1.P	HA							
		configuration.									
		For SSICR1.FM	AT = B'01, SSICR1.TFVCK is ignored.								
		TFVCK[1:0]	Description								
		00	00 Ignore (default half or one SSI_CLK								
			cycle delay time)								
		01	1 more SSI_CLK cycle delay time is								
			added								
		10	2 more SSI_CLK cycle delay time is								
			added								
		11	3 more SSI_CLK cycle delay time is								
			added								
27:26	TCKFI	Time from clock	stop to frame invalid, provide programma	ble time delay	RW						
		from SSI_CLK la	st edge to frame (SSI_CE_ /SSI_CE2_)	negate edge.							
		When TCKFI = B	'00, the time is fixed one SSI_CLK or half	SSI_CLK cycle							
		according to SSI	CR1.POL and SSICR1.PHA configuratio	n.							
		For SSICR1.FM	AT = B'01, SSICR1.TFVCK is ignored.								
		TCKFI[1:0]	Description								
		00	Ignore (default half or one SSI_CLK	Initial value							
			cycle delay time)								
		01	1 more SSI_CLK cycle delay time is								
			added								
		10	2 more SSI_CLK cycle delay time is								
			added								
		11	3 more SSI_CLK cycle delay time is								
			added								
25	LFST	Set to LSB first of	r MSB first when transfer. 0: MSB first; 1	: LSB first.	RW						



0.4													
24	ITFRM	is negated or not B'00 and SSIITR 0: SSI_CE_ /SSI	erval, selects if the Frame (SSI_CE_/SSI during interval time at Interval Mode (SS .IVLTM ≠ H'0000). It's ignored at Normal _CE2_ deassert during interval time at In _CE2_ keeps asserted during interval time	ICR1.FMAT = Mode. terval Mode	RW								
23	UNFIN	This bit controls	whether the SSI finishes transmission or	wait for data	RW								
		filling (underrun h transfer. This bit SSP format).	nappen) after all data in transmit-FIFO are must be cleared to 0 when SSICR1.FMA empty means end of transmission	sent out during									
			Transmission didn't finish when transmit-FIFO is empty, SSI underrun										
			error would occur and SSI waits for data filling; SSI_CLK and										
]			SSI CE /SSI CE2 keeps asserted, SSI CLK stop at the current										
<u> </u>		level	level										
			OTE: For transmit-FIFO empty before any transfer after SSI enabled, if SSICR1.UNFIN = 1 or SSICR0.RFINE = 0, SSI will wait till										
			·										
			transmit-FIFO isn't empty then start to transfer and no underrun error will occur; if SSICR1.UNFIN = 0 and SSICR0.RFINE = 1,										
			smit-FIFO become empty, SSI will start a										
		transfer.	Sint-i ii O become empty, Ooi wiii start a	receive-only									
22	MULTS		nultiplexed pin function.		RW								
	WIGETO		n is used as SSI_CE2_		1								
		· · · · · ·	n is used as SSI_GPC										
21:20	FMAT		e operating transfer format.		RW								
0		FMAT[1:0]	Description										
l.													
İ			•	Initial value									
		00	Motorola's SPI format	Initial value									
		00	Motorola's SPI format TI's SSP format	Initial value									
		00 01 10	Motorola's SPI format	Initial value									
19:16	TTRG	00 01 10 11	Motorola's SPI format TI's SSP format National Microwire 1 format National Microwire 2 format		RW								
19:16	TTRG	00 01 10 11 These bits defin	Motorola's SPI format TI's SSP format National Microwire 1 format National Microwire 2 format e the transmit-FIFO half-empty threshol	d value, which	RW								
19:16	TTRG	00 01 10 11 These bits defin	Motorola's SPI format TI's SSP format National Microwire 1 format National Microwire 2 format	d value, which	RW								
19:16	TTRG	00 01 10 11 These bits defin when equal or le be set to '1'.	Motorola's SPI format TI's SSP format National Microwire 1 format National Microwire 2 format e the transmit-FIFO half-empty threshol ss characters left in transmit-FIFO, the St	d value, which	RW								
19:16	TTRG	00 01 10 11 These bits defin when equal or le be set to '1'. 0000: less than o	Motorola's SPI format TI's SSP format National Microwire 1 format National Microwire 2 format e the transmit-FIFO half-empty threshol ss characters left in transmit-FIFO, the St or equal to 1	d value, which	RW								
19:16	TTRG	00 01 10 11 These bits defin when equal or le be set to '1'. 0000: less than or ed	Motorola's SPI format TI's SSP format National Microwire 1 format National Microwire 2 format e the transmit-FIFO half-empty threshol as characters left in transmit-FIFO, the Si or equal to 1 qual to nx8	d value, which	RW								
		00 01 10 11 These bits defin when equal or le be set to '1'. 0000: less than on: less than or ed When SSICR1.F	Motorola's SPI format TI's SSP format National Microwire 1 format National Microwire 2 format e the transmit-FIFO half-empty threshol ss characters left in transmit-FIFO, the St or equal to 1 qual to nx8 MAT = B'10 or B'11 (National Microwire f	d value, which SISR.TFHE will									
		00 01 10 11 These bits defin when equal or le be set to '1'. 0000: less than or ed When SSICR1.F selected), this bit	Motorola's SPI format TI's SSP format National Microwire 1 format National Microwire 2 format e the transmit-FIFO half-empty threshol as characters left in transmit-FIFO, the Si or equal to 1 qual to nx8 MAT = B'10 or B'11 (National Microwire for decides the length of command from 1-b	d value, which SISR.TFHE will ormat 1 or 2 is it to 16-bit. The									
		00 01 10 11 These bits defin when equal or le be set to '1'. 0000: less than or ed When SSICR1.F selected), this bit	Motorola's SPI format TI's SSP format National Microwire 1 format National Microwire 2 format e the transmit-FIFO half-empty threshol as characters left in transmit-FIFO, the St or equal to 1 qual to nx8 MAT = B'10 or B'11 (National Microwire for decides the length of command from 1-b or read data is defined in FLEN. For SSIC	d value, which SISR.TFHE will ormat 1 or 2 is it to 16-bit. The									
		00 01 10 11 These bits defin when equal or le be set to '1'. 0000: less than on: less than or ed When SSICR1.F selected), this bit length of written	Motorola's SPI format TI's SSP format National Microwire 1 format National Microwire 2 format e the transmit-FIFO half-empty threshol as characters left in transmit-FIFO, the St or equal to 1 qual to nx8 MAT = B'10 or B'11 (National Microwire for decides the length of command from 1-b or read data is defined in FLEN. For SSIC	d value, which SISR.TFHE will ormat 1 or 2 is it to 16-bit. The									



		0001	2-bit command selected									
		0010	3-bit command selected									
		0010	4-bit command selected									
		0100	5-bit command selected									
		0100										
			6-bit command selected									
		0110	7-bit command selected									
		0111	8-bit command selected	Initial value								
		1000										
		1001										
		1010										
		1011										
		1100	13-bit command selected									
		1101	14-bit command selected									
		1110	15-bit command selected									
		1111	16-bit command selected									
11:8	RTRG	These bits define	e the receive-FIFO half-full threshold va	lue, which when	RW							
		equal or more ch	naracters received in receive-FIFO, the S	SSISR.RFHF will								
		be set to '1'.										
		0000: more than	or equal to 1									
		n: more than or	equal to nx8									
7:4	FLEN	These bits set th	e bit length of every character to be trans	mitted/received.	RW							
		The maximum d	ata length can be configured is 17 bits. F	or data length								
		longer than 17 b	its (multiples of the SSICR1.FLEN config	ured length), the								
		software should	ensure properly processing. When SSI_	GPC pin is used								
		(SSICR1.MULTS	S = 1), the FLEN shouldn't be configured	as B'1111								
		` ,	nen TI SSP mode is selected (FMAT = 2'	b01), 2-bit data								
		length (FLEN = 4	4'b0000) isn't supported.									
		MCOM[1:0]	Description									
		0000	2-bit data									
		0001	3-bit data									
		0010	4-bit data									
		0011	5-bit data									
		0100	6-bit data									
		0101	7-bit data									
		0110	8-bit data	Initial value								
		0111	9-bit data									
		1000	10-bit data									
		1001	11-bit data									
		1010	12-bit data									
		1011	13-bit data	†								
		1100	14-bit data									
		1101	15-bit data									
		1 1 1 1 1 1 1 1 1	i io-nii uala	· ·								



		1110	16-bit data									
		1111	17-bit data									
3:2	Reserved		R									
1	PHA	This bit sets the p	phase of the SSI_CLK from the beginning	of a data frame	RW							
		for Motorola's SF	Motorola's SPI format (SSICR1.FMAT = B'00).									
		0: The leading ed	dge of SSI_CLK is used to sample data fr	om SSI_DR								
		after the SSI_	after the SSI_CE_ /SSI_CE2_ goes valid, it is initial value									
		1: The leading ed	dge of SSI_CLK is used to drive data onto	o SSI_DT after								
		the SSI_CE_	/SSI_CE2_ goes valid									
0	POL	This bit sets SSI	_CLK's idle state polarity for Motorola's S	PI format	RW							
		(SSICR1.FMAT =	= B'00).									
		0: SSI_CLK keep	os low level when idle, when SSI_CE_/S	SI_CE2_ goes								
		valid the lead	valid the leading clock edge is a rising edge, it is initial value									
		1: SSI_CLK keep	os high level when idle, when SSI_CE_/S	SSI_CE2_ goes								
		valid the lead	ing clock edge is a falling edge									

18.3.4 SSI Status Register1 (SSISR)


	SS	ISR																											0 x	100	430	0C
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											TF	IFC	-NU	JM					RF	IFC)-NI	JM			END	BUSY	TFF	RFE	TFHE	RFHF	UNDR	OVER
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	0	0	0

Bits	Name	Description	RW
31:24	Reserved		R
23:16	TFIFO-NUM	These bits indicate the Characters Number in Transmit-FIFO.	R
15:8	RFIFO-NUM	These bits indicate the Characters Number in Transmit-FIFO.	R
7	END	This bit indicates transfer end status. It is the inverse of SSISR.BUSY	R
		when transfer is in process, but it'll keep cleared at interval time	
		before transfer is completed. It'll be set when transfer finished.	
6	BUSY	This bit indicates SSI's working status.	R
		0: SSI is idle or at interval time; 1: Transmission and/or reception is in	
		process.	
5	TFF	This bit denotes transmit-FIFO is full or not.	R
		0: Transmit-FIFO is not full; 1: Transmit-FIFO is full.	
4	RFE	This bit denotes receive-FIFO is empty or not.	R
		0: Receive-FIFO is not empty; 1: Receive-FIFO is empty.	
3	TFHE	This bit denotes whether the characters number in transmit-FIFO	R



		being less or equal to SSICR1.TTRG.	
		0: The data in transmit-FIFO is more than the condition set by	
		SSICR1.TTRG	
		1: The data in transmit-FIFO meets the condition set by	
		SSICR1.TTRG, If SSICR0.TIE = 1, it will generate SSI TXI	
		interrupt	
2	RFHF	This bit denotes whether the characters number in receive-FIFO	R
		being more or equal to the number set by SSICR1.RTRG.	
		0: The data in receive-FIFO is less than the condition set by	
		SSICR1.RTRG	
		1: The data in receive-FIFO meets the condition set by	
		SSICR1.RTRG, If SSICR0.RIE = 1, it will generate SSI RXI	
		interrupt	
1	UNDR	Transmit-FIFO underrun status. When underrun happens, SSI set this	RW
		bit and keeps the current status of SSI_CLK and SSI_CE_/SSI_CE2_,	
		waiting for transmit-FIFO filling.	
		0: Underrun has not occurred	
		1: Underrun has occurred, when SSICR0.TEIE is set, it will generate	
		SSI TEI interrupt. Write '0' to clear this bit, writing '1' has no effect	
0	OVER	Receive-FIFO overrun status, new received data will lose.	RW
		0: Overrun has not occurred	
		1: Overrun has occurred, When SSICR0.REIE is set, it will generate	
		SSI REI interrupt. Write '0' to clear this bit, writing '1' has no effect	

18.3.5 SSI Interval Time Control Register (SSIITR)




Bits	Name	Description	RW
15	CNTCLK	Counting clock source select.	RW
		0: Use SSI bit clock (SSI_CLK) as the interval counter clock source	
		1: Use 32K clock as the interval counter clock source	
14:0	IVLTM	Interval time set, set the cycle number of counting clock source for	RW
		desired interval time. When SSIITR.IVLTM = 0x0000, normal mode is	
		selected, and SSIITR.CNTCLK and SSIICR are ignored. When	
		SSIITR.IVLTM ≠ 0x0000, interval mode is selected. The interval time is	




calculated as follows: Interval time ≈ [CNTCLK clock period] * [Value of IVLTM] The actual interval time is as follow: When SSIITR.CNTCLK = 0: Interval time = [CNTCLK clock period] * [Value of IVLTM] + 3 * device_clock period When SSIITR.CNTCLK = 1: Interval time ≥ [CNTCLK clock period] * [Value of IVLTM + 1] + 1 * device_clock period; Interval time ≤ [CNTCLK clock period] * [Value of IVLTM + 2] + 2 * device_clock period

18.3.6 SSI Interval Character-per-frame Control Register (SSIICR)



Bits	Name	Description	RW
7:3	Reserved		R
2:0	ICC	Sets the fixed number of characters to be transmitted / received each	RW
		time during SSI_CLK changing (and SSI_CE_ / SSI_CE2_ asserting) in	
		interval mode for SSICR1.FMAT = B'00 (Motorola's SPI format is	
		selected). SSIICR is ignored for SSICR1.FMAT ≠ B'00.	
		The desired transfer number of characters-per-frame is (SSIICR set	
		value + 1).	

18.3.7 SSI Clock Generator Register (SSIGR)



JZ4720 Mobile Application Processor Programming Manual Copyright © 2005-2007 Ingenic Semiconductor Co., Ltd. All rights reserved.



Bits	Name	Description	RW
15:8	Reserved		R
7:0	CGV	Sets the frequency of serial bit clock (SSI_CLK). The serial bit clock	RW
		(SSI_CLK) is generated by dividing device-clock as follows:	
		F _{SSI_CLK} = [Frequency of device clock] / (2 * (CGV + 1))	
		Device clock is generated in CPM module. The value in SSIGR can be	
		set from 0 to 255, and initialized to 0x0000 on power-on reset.	



18.4 Functional Description

Serial data is transferred between the processor and external peripheral through FIFO buffers in the SSI. Data transfers to system memory are handled by either the CPU (using programmed I/O) or by DMA. Operation is full duplex - separate buffers and serial data paths permit simultaneous transfers to and from the external peripheral.

Programmed I/O transmits and receives data directly between the CPU and the transmit/receive FIFO's. The DMA controller transfers data during transmit and receive operations between memory and the FIFO's.

Transmit data is written by the CPU or DMA to the SSI's transmit FIFO. The SSI then takes the data from the FIFO, serializes it, and transmits it via the SSI_DT signal to the peripheral. Data from the peripheral is received via the SSI_DR signal, converted to parallel words and is stored in the Receive FIFO. Read operations automatically target the receive FIFO, while write operations write data to the transmit FIFO. Both the transmit and receive FIFO buffers are 128 entries deep by 17 bits wide. As the received data fills the receive FIFO, a programmable threshold triggers an interrupt to the Interrupt Controller. If enabled, an interrupt service routine responds by identifying the source of the interrupt and then performs one or several read operations from the inbound (receive) FIFO buffer.



18.5 Data Formats

Four signals are used to transfer data between the processor and external peripheral. The SSI supports three formats: Motorola SPI, Texas Instruments SSP, and National Microwire. Although they have the same basic structure the three formats have significant differences, as described below.

SSI_CE_/SSI_CE2_ varies for each protocol as follows:

- For SPI and Microwire formats, SSI_CE_/SSI_CE2_ functions as a chip select to enable the
 external device (target of the transfer), and is held active-low during the data transfer.
- For SSP format, this signal is pulsed high for one serial bit-clock period at the start of each frame.

SSI CLK varies for each protocol as follows:

- For Microwire, both transmit and receive data sources switch data on the falling edge of SSI_CLK, and sample incoming data on the rising edge.
- For SSP, transmit and receive data sources switch data on the rising edge of SSI_CLK, and sample incoming data on the falling edge.
- For SPI, the user has the choice of which edge of SSI_CLK to use for switching outgoing data, and for sampling incoming data. In addition, the user can move the phase of SSI_CLK, shifting its active state one-half period earlier or later at the start and end of a frame.

While SSP and SPI are full-duplex protocols, Microwire uses a half-duplex master-slave messaging protocol. At the start of a frame, a 1 or 2-byte control message is transmitted from the controller to the peripheral. The peripheral does not send any data. The peripheral interprets the message and, if it is a READ request, responds with requested data, one clock after the last bit of the requesting message.

The serial clock (SSI_CLK) only toggles during an active frame. At other times it is held in an inactive or idle state, as defined by its specified protocol.

18.5.1 Motorola's SPI Format Details

18.5.1.1 General Single Transfer Formats

The figures below show the timing of general single transfer format. SSI_GPC is also illustrated when the multiplexed pin is selected as SSI_GPC.






Figure 18-1 SPI Single Character Transfer Format (PHA = 0)




Figure 18-2 SPI Single Character Transfer Format (PHA = 1)

For SSICR1.PHA = 0, when SSICR1.TFVCK = B'00, hardware ensures the first clock edge appears one SSI_CLK period after SSI_CE_ / SSI_CE2_ goes valid; when SSICR1.TCKFI = B'00, hardware ensures the SSI_CE_ / SSI_CE2_ negated half SSI_CLK period after last clock change edge; when SSICR1.TFVCK \neq B'00 or SSICR1.TCKFI \neq B'00, 1/2/3 more clock cycles are inserted.

For SSICR1.PHA = 1, when SSICR1.TFVCK = B'00, hardware ensures the first clock edge appears half SSI_CLK period after SSI_CE_ / SSI_CE2_ goes valid; when SSICR1.TCKFI = B'00, hardware ensures the SSI_CE_ / SSI_CE2_ negated one SSI_CLK period after last clock change edge; when SSICR1.TFVCK \neq B'00 or SSICR1.TCKFI \neq B'00, 1/2/3 more clock cycles are inserted.



Data is sampled from SSI_DR at every rising edge (when PHA = 0, POL = 0 or PHA = 1, POL = 1) or at every falling edge (when PHA = 0, POL = 1 or PHA = 1, POL = 0). According to SPI protocol, input data on SSI_DR should be stable at every sample clock edge.

Drive data onto SSI_DT at every rising edge (when PHA = 0, POL = 1 or PHA = 1, POL = 0) or at every falling edge (when PHA = 0, POL = 0 or PHA = 1, POL = 1).

18.5.1.2 Back-to-Back Transfer Formats




Figure 18-3 SPI Back-to-Back Transfer Format

For Motorola's SPI format transfers those continuous characters are exchanged during SSI_CE_ / SSI_CE2_ being valid, the timing is illustrated in the figure (SSICR1.LFST = 0).

Back-to-back transfer is performed as transmit-only/full-duplex operation when transmit-FIFO is not empty before the completion of the last character's transfer or performed as receive-only operation.

18.5.1.3 Frame Interval Mode Transfer Format

When in interval mode (SSIITR. IVLTM \neq '0'), SSI always wait for an interval time (SSIITR.IVLTM), transfer fixed number of characters (SSIICR), then repeats the operation.

When SSICR0.RFINE = 1, if transmit-FIFO is still empty after the interval time, receive-only transfer will occur.



During interval-wait time, SSI stops SSI_CLK, and when SSICR1.ITFRM = 0 it negates the SSI_CE_/ SSI_CE2_, when SSICR1.ITFRM = 1 it keeps asserting the SSI_CE_/ SSI_CE2_.

For transfers finished with transmit-FIFO empty, if the SSI transmit-FIFO is empty before fixed number of characters being loaded to transfer (SSICR1.UNFIN must be 1), then the SSI will set SSISR.UNDR = 1; if enabled, it'll send out a SSI underrun interrupt. At the same time, SSI will hold the SSI_CE__/ SSI_CE2_ and SSI_CLK signals at current status and wait for the transmit-FIFO filling. The SSI will continue transfer after transmit-FIFO being filled. The SSI always stops after completion of fixed number of characters' transfer (SSICR1.UNFIN must be 0) with transmit-FIFO empty.

For transfers finished by SSICR0.RFINC being valid set, the SSI will stop after finished current character transfer and needn't wait for a whole completion of fixed number of characters' transfer.

Two Interval transfer mode are illustrated in the following figures. In these timing diagram, SSICR1.PHA = 0, SSICR1.POL = 0 and SSIICR = 0.




Figure 18-4 SPI Frame Interval Mode Transfer Format (ITFRM = 0, LFST = 0)






Figure 18-5 SPI Frame Interval Mode Transfer Format (ITFRM = 1, LFST = 1)

18.5.2 TI's SSP Format Details

In this format, each transfer begins with SSI_CE_ pulsed high for one SSI_CLK period. Then both master and slave drive data at SSI_CLK's rising edge and sample data at the falling edge. Data are transferred with MSB first or LSB first. At the end of the transfer, SSI_DT retains the value of the last bit sent through the next idle period.




Figure 18-6 TI's SSP Single Transfer Format






Figure 18-7 TI's SSP Back-to-back Transfer Format

18.5.3 National Microwire Format Details

It supports format 1 and format 2. If format 1 is selected, both master and slave drive data at SSI_CLK falling edge and sample data at the rising edge. If format 2 is selected, master drive and sample data at SSI_CLK falling edge, slave drive and sample data at SSI_CLK rising edge. SSI_CLK goes high midway through the command's most significant bit (or LSB) and continues to toggle at the bit rate. One bit clock (format 1) or half one bit clock (format 2) period after the last command bit, the external slave must return the serial data requested, with most significant bit first (or LSB first) on SSI_DR. SSI_CE_ / SSI_CE2 deasserts high half clock (SSI_CLK) period (and 1/2/3 additional clock periods) later. Format 1 support back-to-back transfer, the start and end of back-to-back transfers are similar to those of a single transfer. However, SSI_CE_ / SSI_CE2 remains asserted throughout the transfer. The end of a character data on SSI_DR is immediately followed by the start of the next command byte on SSI_DT.




Figure 18-8 National Microwire Format 1 Single Transfer






Figure 18-9 National Microwire Format 1 Back-to-back Transfer




Figure 18-10 National Microwire Format 2 Read Timing




Figure 18-11 National Microwire Format 2 Write Timing



18.6 Interrupt Operation

In SSI, there are TXI, RXI, TEI and REI total 4 interrupts, all these interrupts are combined together to make one SSI interrupt, which can be masked by writing '1' into corresponding mask bit in INTC interrupt mask register (IMR).

Table 18-3 SSI Interrupts

Operation	Condition	Flag Bit	Mask Bit	Interrupt	DMAC Activation
Transmit	T-FIFO is half-empty or less	SSISR.TFHE	SSICR0.TIE	TXI	Possible
	Transmit underrun error	SSISR.UNDR	SSICR0.TEIE	TEI	Impossible
Receive	R-FIFO is half-full or more	SSISR.RFHF	SSICR0.RIE	RXI	Possible
	Receive overrun error	SSISR.OVER	SSICR0.REIE	REI	Impossible

Either SSISR.TFHE or SSISR.RFHF can activate DMA transferring when corresponding individual interrupt mask bit in SSICR0 is cleared (masked) and DMA is enabled and configured.



19 USB Host Controller

19.1 Overview

This chapter describes the Universal Serial Bus host controller (UHC) in this processor.

The Universal Serial Bus (USB) supports serial data exchanges between a host computer and a variety of simultaneously accessible peripherals. The attached peripherals share USB bandwidth through a host-scheduled, token-based protocol. Peripherals can be attached, configured, used, and detached, while the host and other peripherals continue operation.

Familiarity with the *Universal Serial Bus Specification*, Revision 1.1 and the OHCI specification are necessary to fully understand the material contained in this section.

Features:

- USB Rev. 1.1 compatible
- Supports both low-speed and full-speed USB devices
- Open Host Controller Interface (OHCI) Rev 1.0 compatible
- Root hub supports two data ports



19.2 Pin Description

Table 19-1 UHC Pins Description

Name	Туре	Description
DPLS0	Inout	Data Positive to Port 0
DPLS1	Inout	Data Positive to Port 1
DMNS0	Inout	Data Minus to Port 0
DMNS1	Inout	Data Minus to Port 1



19.3 Register Description

The Host Controller (HC) contains a set of on-chip operational registers which are mapped into a noncacheable portion of the system addressable space. These registers are used by the Host Controller Driver (HCD). According to the function of these registers, they are divided into four partitions, specifically for Control and Status, Memory Pointer, Frame Counter and Root Hub. All of the registers should be read and written as words.

Register Name	Description	RW	Reset Value	Address	Access Size
HcRevision		R	0x00000010	0x13030000	32
HcControl		RW	0x00000000	0x13030004	32
HcCommandStatus	Control and	RW	0x00000000	0x13030008	32
HcInterruptStatus	Status group	RW	0x00000000	0x1303000C	32
HcInterruptEnable		RW	0x00000000	0x13030010	32
HcInterruptDisable		RW	0x00000000	0x13030014	32
HcHCCA	Memory pointer group	RW	0x00000000	0x13030018	32
HcPeriodCurrentED		R	0x00000000	0x1303001C	32
HcControlHeadED		RW	0x00000000	0x13030020	32
HcControlCurrentED		RW	0x00000000	0x13030024	32
HcBulkHeadED	group	RW	0x00000000	0x13030028	32
HcBulkCurrentED		RW	0x00000000	0x1303002C	32
HcDoneHead		R	0x00000000	0x13030030	32
HcFmInterval		RW	0x00002EDF	0x13030034	32
HcFmRemaining	Frame counter	R	0x00000000	0x13030038	32
HcFmNumber		R	0x00000000	0x1303003C	32
HcPeriodicStart	group	RW	0x00000000	0x13030040	32
HcLSThreshold		RW	0x00000628	0x13030044	32
HcRhDescriptorA		R/W	0x02000902	0x13030048	32
HcRhDescriptorB		RW	0x00060000	0x1303004C	32
HcRhStatus	Root hub group	RW	0x00000000	0x13030050	32
HcRhPortStatus 1		RW	0x00000100	0x13030054	32
HcRhPortStatus 2		RW	0x00000100	0x13030058	32

NOTE: Open HCI – Open Host Controller Specification for USB for details of the each register.



19.4 Introduction

The Host Controller is the device which is located between the USB bus and the Host Controller Driver in the OpenHCl architecture. The Host Controller is charged with processing all of the Data Type lists built by the Host Controller Driver. Additionally, the USB Root Hub is attached to the Host Controller.

The main functions as following:

- **USB States**: the Host Controller Operation with respect to the possible USB Bus states.
- Frame Management: all aspects of managing the 1-ms USB Frame.
- List Processing: the main function of the Host Controller. the detailed processing of the HCD-built Data Type lists.
- Interrupt Processing: the interrupt events tracked by the Host Controller and how the Host Controller provides interrupts for those events.
- Root Hub: the Root Hub support.



20 USB 2.0 Device Controller

20.1 Overview

The USB 2.0 device controller core provides a USB function controller that has been certified compliant with the USB 2.0 specification for high/full-speed (480/12 Mbps) functions. The core has up to 3 IN endpoints and/or up to 2 OUT endpoints in addition to Endpoint 0.


20.2 Feature

- Support USB Full Speed (12Mb/sec) and High Speed (480Mb/sec)
- Support Control, BULK and Interrupt transfer type
- 3 IN Endpoint Number -- (including EP0, Control, BULKIN, Interrupt)
- 2 OUT Endpoint Number (including EP0, Control, BULKOUT)
- Support DMA Engine
 - move data between system memory and USB without CPU intervene
- On-chip USB2.0 PHY
- Support Soft Connect/Disconnect
- Support Suspend and Resume Operation



20.3 Functional Description

20.3.1 Block Diagram



20.3.2 Block Description

The Block of USB2.0 device provides a USB 2.0 Transceiver Macrocell Interface to connect to an 8-bit high/full-speed transceiver. The design is also offered with a choice of high-level CPU interfaces. In one implementation, access to the FIFOs and the internal control/status registers is via a 16/32-bit through a 32-bit AHB-compatible interface.

The Block provides all the USB packet encoding, decoding, checking and handshaking – interrupting the CPU only when endpoint data has been successfully transferred.

20.3.2.1 UMTI SYNCHRONIZATION

The role of the UTM Synchronization block is to resynchronize between the transceiver macrocell 60MHz clock domain and the function controller's system clock HCLK, which drives the remainder of the core up to and including the CPU interface. This allows the rest of the Block to run without requiring any further synchronization. The block also performs the High-speed detection handshaking.



20.3.2.2 PACKET ENCODING/DECODING

The Packet Encode/Decode block generates headers for packets to be transmitted and decodes the headers on received packets. It also generates the CRC for packets to be transmitted and checks the CRC on received packets.

20.3.2.3 ENDPOINT CONTROLLERS

Two controller state machines are used: one for control transfers over Endpoint 0, and one for Bulk/Interrupt/Isochronous transactions over Endpoints 1 to 15.

20.3.2.4 CPUINTERFACE

The CPU Interface allows access to the control/status registers and the FIFOs for each endpoint. It also generates interrupts to the CPU when packets are successfully transmitted or received, and when the core enters Suspend mode or resumes from Suspend mode.

20.3.2.5 DMA CONTROLLER

The DMA Controller offer an AHB interface may be configured to include a multi-channel DMA controller. This DMA controller is configurable for up to 8 channels and is intended to promote efficient loading/unloading of the endpoint FIFOs. The DMA controller has its own block of control registers and its own interrupt controller. It supports two modes of operation and each channel can be independently programmed for operating mode.

20.3.2.6 RAM CONTROLLER

The RAM controller provides an interface to a single block of synchronous single-port RAM, which is used to buffer packets between the CPU and USB. It takes the FIFO pointers from the endpoint controllers, converts them to address pointers within the RAM block and generates the RAM access control signals.

20.3.2.7 BIT/ BYTE ORDERING

The Block is intrinsically little-endian, both in bit ordering within a byte and in byte ordering within words.



20.4 Register Description

20.4.1 Register Map

1 Common USB registers (addresses 00h to 0Fh).

These registers provide control and status for the entire function controller.

2 Indexed registers (addresses 10h to 1Fh).

These registers provide control and status for one endpoint. There is an InMaxP and InCSR register for each IN endpoint and an OutMaxP, OutCSR, and OutCount for each OUT endpoint (except for Endpoint 0 which has a reduced registered set: see below).

Only the registers for one IN endpoint and one OUT endpoint appear in the register map at any one time. The endpoints are selected by writing the endpoint number to the Index register.

Therefore to access the registers for IN Endpoint 1 and OUT Endpoint 1, 1 must first be written to the Index register and then the control and status registers appear in the memory map.

3 FIFOs (addresses 20h to 3F/5Fh).

The FIFOs for each IN endpoint appear as a single 16-bit word (if a 16-bit CPU bus is configured) or as a 32-bit double word (if a 32-bit CPU bus is configured) consecutively in the memory map starting at address 20h. The FIFOs for each OUT endpoint also appear consecutively at the same set of addresses. A write to address 22h (24h if a 32-bit CPU bus is configured) results in the word being loaded into the FIFO for IN Endpoint 1. A read of address 22h (24h if a 32-bit CPU bus is configured) results in a word being unloaded from the FIFO for OUT Endpoint 1.

4 Additional Configuration registers (70h-7Fh).

Registers in this area of the memory map provide additional device status information.

5 Non-Indexed Endpoint Control/Status registers (100h and above).

The registers available at 10h–1Fh, accessible independently of the setting of the Index register. 100h–10Fh EP0 registers;


110h–11Fh EP1 registers; 120h–12Fh EP2; and so on.

6 DMA Control Registers (200h and above).

These registers available at 200h and above.



20.4.2 Memory Map





20.4.3 Registers Summary

	Common USB Registers				
Name	RW	Reset Value	Address	Access Size	
FAddr	RW	0x00	0x13040000	8	
Power	RW	0x20	0x13040001	8	
Intrin	R	0x0000	0x13040002	16	
IntrOut	R	0x0000	0x13040004	16	
IntrInE	RW	0xFFFF	0x13040006	16	
IntrOutE	RW	0xFFFE	0x13040008	16	
IntrUSB	R	0x0	0x1304000A	8	
IntrUSBE	RW	0x6	0x1304000B	8	
Frame	R	0x0000	0x1304000C	16	
Index	RW	0x0	0x1304000E	8	
Testmode	RW	0x00	0x1304000F	8	

Indexed Registers					
Name	RW	Reset Value	Address	Access Size	
InMaxP	RW	11/13/0x0000	0x13040010	16	
CSR0	RW	0x00	0x13040012	8	
InCSR	RW	0x0000	0x13040012	16	
OutMaxP	RW	11/13/0x0000	0x13040014	16	
OutCSR	RW	0x0000	0x13040016	16	
Count0	R	0x00	0x13040018	8	
OutCount	R	0x0000	0x13040018	16	


FIFOs					
Name	RW	Reset Value	Address	Access Size	
FIFOx	RW	0x???????	0x130400(20 -5F)	32	

Additional Configuration Registers				
Name RW Reset Value Address Access Size				
EPInfo	R	0x??	0x13040078	8
RAMInfo	R	0x??	0x13040079	8



20.4.3.1 FADDR

FAddr is an 8-bit register that should be written with the function's 7-bit address (received through a SET_ADDRESS descriptor). It is then used for decoding the function address in subsequent token packets.



Bits	Name	Description		W
			CPU	USB
7	UPDATE	Set when FAddr is written. Cleared when the new address takes	R	RC
		effect (at the end of the current transfer).		
6:0	Func Addr	The function address.	RW	R


This register should be written with the address value contained in the SET_ADDRESS standard device request (see Universal Serial Bus Specification Revision 2.0, Chapter 9), when it is received on Endpoint 0. The new address will not take effect immediately as the host will still be using the old address for the Status stage of the device request. The Block will continue to use the old address for decoding packets until the device request has completed. The status of the device request can be determined by reading bit 7 of this register. When a new address is written to this register, bit 7 will be automatically set. It will remain high until the device request has completed and will be cleared when the new address takes effect.

NOTE: While the firmware may write the new address to the FADDR register immediately it is received, it is recommended to leave this operation to the Status phase of the operation in case the host aborts the command. Otherwise confusion may arise.



20.4.3.2 **POWER**

Power is an 8-bit register that is used for controlling Suspend and Resume signaling, and high-speed operation.



Bits	Name Description			
			CPU	USB
7	ISO	When set by the CPU, the block will wait for an SOF token from	RW	R
	UPDATE	the time InPktRdy is set before sending the packet. If an IN		
		token is received before an SOF token, then a zero length data		
		packet will be sent. NOTE: This bit only affects endpoints		
		performing Isochronous transfers.		
6	VERSION	Version specific.	RW	R
5	HS ENab	When set by the CPU, the block will negotiate for high-speed	RW	R
		mode when the device is reset by the hub. If not set, the device		
		will only operate in Full-speed mode.		
4	HS Mode	This read-only bit is set when the block has successfully	R	RW
		negotiated for High-speed mode.		
3	Reset	This read-only bit is set when Reset signaling has been	R	RW
		detected on the bus (after 2.5µs of SE0). It is cleared when		
		either HS negotiation has completed successfully or after		
		2.1ms of Reset signaling if HS negotiation fails.		
2	Resume	Set by the CPU to generate Resume signaling when the	RW	R
		function is in Suspend mode. The CPU should clear this bit		
		after 10 ms (a maximum of 15 ms) to end Resume signaling.		
1	Suspend	This read-only bit is set when Suspend mode is entered. It is	R	SET
	Mode	cleared when the CPU reads the interrupt register, or sets the		
		Resume bit of this register.		
0	Enable	Set by the CPU to enable the SUSPENDM signal.	RW	R
	SuspendM			

The **ISO Update** bit affects all IN Isochronous endpoints in the CORE. It is normally used as a method of ensuring a "clean" start-up of an IN Isochronous pipe. See the section on IN Isochronous Endpoints (Section 9) for more details on starting up IN Isochronous pipes.

The HS Enab bit can be used to disable high-speed operation. Normally the CORE will automatically



negotiate for highspeed operation, when it is reset, by sending a "chirp" to the hub. However if this bit is cleared then the block will not send any "chirps" to the hub so the function will remain in Full-speed mode, even when connected to a high-speed-capable USB.

The **HS Mode** bit can be used to determine whether the block is in High-speed mode or Full-speed mode. It will go high when the function has successfully negotiated for high-speed operation during a USB reset.

The **Reset** bit can be used to determine when reset signaling is present on the USB. It is taken high when Reset signaling is detected and remains high until the bus reverts to an idle state.

The Resume bit is used to force the block to generate Resume signaling on the USB to perform remote wake-up from Suspend mode. Once set high, it should be left high for approximately 10 ms (at least 1 ms and no more than 15 ms), then cleared.

The **Suspend Mode** bit is set by the core when Suspend mode is entered. It will be cleared when the IntrUSB register is read (as a result of receiving a Suspend interrupt). It will also be cleared if Suspend mode is left by setting the Resume bit to initiate a remote wake-up.

The **Enable SuspendM** bit is set to enable the SUSPENDM signal to put the UTM (and any other hardware which uses the SUSPENDM signal) into Suspend mode. If this bit is not set, Suspend mode will be detected as normal but the SUSPENDM signal will remain high so that the UTM does not go into its low-power mode.

20.4.3.3 INTRIN

IntrIn is a 16-bit read-only register that indicates which of the interrupts for IN Endpoints 1 - 15 are currently active. It also indicates whether the Endpoint 0 interrupt is currently active. **NOTE:** Bits relating to endpoints that have not been configured will always return 0. Note also that all active interrupts are cleared when this register is read.

INTRIN													0 x	130	400	002
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EP15IN	EP14IN	EP13IN	EP12IN	EP11IN	EP10IN	EP9IN	EP8N	EP7IN	EP6IN	EP5IN	EP4IN	EP3IN	EP2IN	EP1IN	EP0
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R	W
			CPU	USB
15	EP15 IN	IN Endpoint 15 interrupt.	R	SET
14	EP14 IN	IN Endpoint 14 interrupt.	R	SET
13	EP13 IN	IN Endpoint 13 interrupt.	R	SET
12	EP12 IN	IN Endpoint 12 interrupt.	R	SET

372



11	EP11 IN	IN Endpoint 11 interrupt.	R	SET
10	EP10 IN	IN Endpoint 10 interrupt.	R	SET
9	EP9 IN	IN Endpoint 9 interrupt.	R	SET
8	EP8 IN	IN Endpoint 8 interrupt.	R	SET
7	EP7 IN	IN Endpoint 7 interrupt.	R	SET
6	EP7 IN	IN Endpoint 6 interrupt.	R	SET
5	EP5 IN	IN Endpoint 5 interrupt.	R	SET
4	EP4 IN	IN Endpoint 4 interrupt.	R	SET
3	EP3 IN	IN Endpoint 3 interrupt.	R	SET
2	EP2 IN	IN Endpoint 2 interrupt.	R	SET
1	EP1 IN	IN Endpoint 1 interrupt.	R	SET
0	EP0	Endpoint 0 interrupt.	R	SET

20.4.3.4 INTROUT

IntrOut is a 16-bit read-only register that indicates which of the interrupts for OUT Endpoints 1-15 are currently active. (Endpoint 0 uses a single interrupt, included in the IntrIn register.) **NOTE:** Bits relating to endpoints that have not been configured will always return 0. Note also that all active interrupts are cleared when this register is read.

INTROUT													0 x	130	400	04
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EP150UT	EP140UT	EP130UT	EP120UT	EP110UT	EP100UT	EP90UT	EP80UT	EP70UT	EP60UT	EP50UT	EP40UT	EP30UT	EP20UT	EP10UT	Reserved
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bits	Name	Description	R	W
			CPU	USB
15	EP15 OUT	OUT Endpoint 15 interrupt.	R	SET
14	EP14 OUT	OUT Endpoint 14 interrupt.	R	SET
13	EP13 OUT	OUT Endpoint 13 interrupt.	R	SET
12	EP12 OUT	OUT Endpoint 12 interrupt.	R	SET
11	EP11 OUT	OUT Endpoint 11 interrupt.	R	SET
10	EP10 OUT	OUT Endpoint 10 interrupt.	R	SET
9	EP9 OUT	OUT Endpoint 9 interrupt.	R	SET
8	EP8 OUT	OUT Endpoint 8 interrupt.	R	SET
7	EP7 OUT	OUT Endpoint 7 interrupt.	R	SET
6	EP7 OUT	OUT Endpoint 6 interrupt.	R	SET
5	EP5 OUT	OUT Endpoint 5 interrupt.	R	SET
4	EP4 OUT	OUT Endpoint 4 interrupt.	R	SET
3	EP3 OUT	OUT Endpoint 3 interrupt.	R	SET



2	EP2 OUT	OUT Endpoint 2 interrupt.		SET
1	EP1 OUT	UT Endpoint 1 interrupt.		SET
0	Reserved	Always returns 0.	R	R

20.4.3.5 INTRINE

IntrInE is a 16-bit register that provides interrupt enable bits for each of the interrupts in IntrIn. Where a bit is set to 1, MC_NINT will be asserted on the corresponding interrupt in the IntrIn register becoming set. Where a bit is set to 0, the interrupt in IntrIn is still set but MC_NINT is not asserted. On reset, D0 – Dn are set to 1 where n is the number of IN Endpoints (in addition to Endpoint 0) that are included in the design, while the remaining bits are set to 0. **NOTE:** Bits relating to endpoints that have not been configured will always return 0.




Bits	Name	Description	RW	
			CPU	USB
15	EP15 INE	IN Endpoint 15 interrupt enable.	RW	R
14	EP14 INE	IN Endpoint 14 interrupt enable.	RW	R
13	EP13 INE	IN Endpoint 13 interrupt enable.	RW	R
12	EP12 INE	IN Endpoint 12 interrupt enable.	RW	R
11	EP11 INE	IN Endpoint 11 interrupt enable.	RW	R
10	EP10 INE	IN Endpoint 10 interrupt enable.	RW	R
9	EP9 INE	IN Endpoint 9 interrupt enable.	RW	R
8	EP8 INE	IN Endpoint 8 interrupt enable.	RW	R
7	EP7 INE	IN Endpoint 7 interrupt enable.	RW	R
6	EP7 INE	IN Endpoint 6 interrupt enable.	RW	R
5	EP5 INE	IN Endpoint 5 interrupt enable.	RW	R
4	EP4 INE	IN Endpoint 4 interrupt enable.	RW	R
3	EP3 INE	IN Endpoint 3 interrupt enable.	RW	R
2	EP2 INE	IN Endpoint 2 interrupt enable.	RW	R
1	EP1 INE	IN Endpoint 1 interrupt enable.	RW	R
0	EP0 E	Endpoint 0 interrupt enable.	RW	R



20.4.3.6 INTROUTE

IntrOutE is a 16-bit register that provides interrupt enable bits for each of the interrupts in IntrOut. Where a bit is set to 1, MC_NINT will be asserted on the corresponding interrupt in the IntrOut register becoming set. Where a bit is set to 0, the interrupt in IntrOut is still set but MC_NINT is not asserted. On reset, D1 - Dm are set to 1 where m is the number of OUT Endpoints (in addition to Endpoint 0) that are included in the design, while the remaining bits are set to 0. **NOTE:** Bits relating to endpoints that have not been configured will always return 0.




Bits	Name	Description	RW	
			CPU	USB
15	EP15 OUTE	OUT Endpoint 15 interrupt enable.	RW	R
14	EP14 OUTE	OUT Endpoint 14 interrupt enable.	RW	R
13	EP13 OUTE	OUT Endpoint 13 interrupt enable.	RW	R
12	EP12 OUTE	OUT Endpoint 12 interrupt enable.	RW	R
11	EP11 OUTE	OUT Endpoint 11 interrupt enable.	RW	R
10	EP10 OUTE	OUT Endpoint 10 interrupt enable.	RW	R
9	EP9 OUTE	OUT Endpoint 9 interrupt enable.	RW	R
8	EP8 OUTE	OUT Endpoint 8 interrupt enable.	RW	R
7	EP7 OUTE	OUT Endpoint 7 interrupt enable.	RW	R
6	EP7 OUTE	OUT Endpoint 6 interrupt enable.	RW	R
5	EP5 OUTE	OUT Endpoint 5 interrupt enable.	RW	R
4	EP4 OUTE	OUT Endpoint 4 interrupt enable.	RW	R
3	EP3 OUTE	OUT Endpoint 3 interrupt enable.	RW	R
2	EP2 OUTE	OUT Endpoint 2 interrupt enable.	RW	R
1	EP1 OUTE	OUT Endpoint 1 interrupt enable.	RW	R
0	Reserved	Always returns 0.	RW	R



20.4.3.7 INTRUSB

IntrUSB is a 4-bit read-only register that indicates which USB interrupts are currently active. **NOTE:** All active interrupts are cleared when this register is read.



Bits	Name	Description		RW
			CPU	USB
3	SOF	Set at the start of each frame.		SET
2	Reset	Set when reset signaling is detected on the bus.		SET
1	Resume	Set when resume signaling is detected on the bus while the CORE is in Suspend mode.	R	SET
0	Suspend	Set when suspend signaling is detected on the bus.	R	SET

20.4.3.8 INTRUSBE

IntrUSBE is a 4-bit register that provides interrupt enable bits for each of the interrupts in IntrUSB.




Bits	Name	Description	RW	
			CPU	USB
3	SOF	At the start of each frame interrupt enable.		R
2	Reset	Reset signaling is detected on the bus interrupt enable.		R
1	Resume	Resume signaling is detected on the bus while the core is in	RW	R
		Suspend mode interrupt enable.		
0	Suspend	Suspend signaling is detected on the bus interrupt enable.	RW	R



20.4.3.9 FRAME


Frame is a 16-bit read-only register that holds the last received frame number.



Bits	Name	Description	RW	
			CPU	USB
15:10	Reserved	Always returns 0.	R	W
10:0	Reset	FRAME.	R	W

20.4.3.10 INDEX

Index is a 4-bit register that determines which endpoint control/status registers are accessed at addresses 10h to 19h.




Bits	Name	Description	RW	
			CPU	USB
3:0	INDEX	Selected Endpoint.	RW	R

Each IN endpoint and each OUT endpoint have their own set of control/status registers. Only one set of IN control/status and one set of OUT control/status registers appear in the memory map at any one time. Before accessing an endpoint's control/status registers, the endpoint number should be written to the Index register to ensure that the correct control/status registers appear in the memory map.

20.4.3.11 TESTMODE

Testmode is a 6-bit register that is primarily used to put the CORE into one of the four test modes described in the USB 2.0 specification. It is not used in normal operation.





Bits Name Description		Description	R	W	
			CPU	USB	
5	FORECE_FS	The CPU sets this bit to force the CORE into	RW	R	
		Full-speed mode when it receives a USB reset.			
4	FORCE_HS	The CPU sets this bit to force the CORE into	RW	R	
	High-speed mode when it receives a USB reset.				
3	TEST_PACKET	The CPU sets this bit to enter the Test_Packet test	RW	R	
		mode. In this mode, the core $-$ in highspeed mode $-$			
		repetitively transmits on the bus a 53-byte test packet,			
		the form of which is defined in Section 20.11.4.			
		NOTE: The 53-byte test packet must be loaded into			
		the Endpoint 0 FIFO before the test mode is			
		entered.			
2	TEST_K	The CPU sets this bit to enter the Test_K test mode.	RW	R	
		In this mode, the CORE – in high-speed mode –			
		transmits a continuous K on the bus.			
1	TEST_J	The CPU sets this bit to enter the Test_J test mode. In	RW	R	
		this mode, the CORE – in high-speed mode –			
		transmits a continuous J on the bus.			
0	TEST_SE0_NAK	The CPU sets this bit to enter the Test_SE0_NAK test	RW	R	
		mode. In this mode, the CORE remains in high-speed			
		mode and responds to any valid IN token with a NAK.			



20.4.3.12 CSR0

CSR0 is an 8-bit register that provides control and status bits for Endpoint 0. **NOTE:** Users should be aware that the value returned when the register is read reflects the status attained e.g. as a result of writing to the register.

	CSR0					0 x	130	40	012
Bit		7	6	5	4	3	2	1	0
		ServicedSetupEnd	ServicedoutPktRdy	SendStall	SetupEnd	DataEnd	SentStall	InPktRdy	OutPktRdy
RS1		0	0	0	0	0	0	0	0

Bits Name		Description	RV	N
			CPU	USB
7	ServicedSetupEnd	The CPU writes a 1 to this bit to clear the SetupEnd	SET	R
		bit. It is cleared automatically.		
6	ServicedOutPktRdy	The CPU writes a 1 to this bit to clear the OutPktRdy	SET	R
		bit. It is cleared automatically.		
5	SendStall	The CPU writes a 1 to this bit to terminate the	SET	R
		current transaction. The STALL handshake will be		
		transmitted and then this bit will be cleared		
		automatically.		
		NOTE: This behavior differs from that of the		
		SendStall bits associated with additional		
		IN/OUT endpoints which need to be		
		cleared by the CPU.		
4	SetupEnd	This bit will be set when a control transaction ends	R	SE
		before the DataEnd bit has been set.		T
		An interrupt will be generated and the FIFO flushed		
		at this time. The bit is cleared by the CPU writing a 1		
		to the ServicedSetupEnd bit.		
3	DataEnd	The CPU sets this bit:	SET	SE
		1 When setting InPktRdy for the last data packet.		T
		2 When clearing OutPktRdy after unloading the		
		last data packet.		
		3 When setting InPktRdy for a zero length data		
		packet.		
		It is cleared automatically.		




2	SentStall	This bit is set when a STALL handshake is transmitted. The CPU should clear this bit.	RC	R
1	InPktRdy	The CPU sets this bit after loading a data packet into the FIFO. It is cleared automatically when the data packet has been transmitted. An interrupt is generated when the bit is cleared.	RS	R
0	OutPktRdy	This bit is set when a data packet has been received. An interrupt is generated when this bit is set. The CPU clears this bit by setting the ServicedOutPktRdy bit.	R	SE T

CSR0 appears in the memory map at address 12h when the Index register is set to 0. It is used for all control/status of Endpoint 0. For details of how to service device requests to Endpoint 0, see Section 6: 'Endpoint 0 Handling'.

20.4.3.13 COUNTO

Count0 is a 7-bit read-only register that indicates the number of received data bytes in the Endpoint 0 FIFO.

NOTE: The value returned changes as the contents of the FIFO change and is only valid while OutPktRdy (CSR0.D0) is set.




Bits	Name	Description		W
			CPU	USB
7:0	COUNT0	Endpoint 0 OUT Count.	R	W



20.4.3.14 INMAXP

The InMaxP register defines the maximum amount of data that can be transferred through the selected IN endpoint in a single operation. There is an InMaxP register for each IN endpoint (except Endpoint 0).



Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Fullspeed and High-speed operations.

Where the option of High-bandwidth Isochronous endpoints or of packet splitting on Bulk endpoints has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded.

In the case of Bulk endpoints with the packet splitting option enabled, the multiplier m can be up to 32 and defines the maximum number of 'USB' packets (i.e. packets for transmission over the USB) of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. (If the packet splitting option is not enabled, D15–D13 is not implemented and D12–D11(if included) is ignored.) **NOTE:** The data packet is required to be an exact multiple of the payload specified by bits 10:0, which is itself required to be either 8, 16, 32, 64 or (in the case of High Speed transfers) 512 bytes.

For Isochronous endpoints operating in High-Speed mode and with the High-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit 11 set or bit 12 set, respectively) and it specifies the maximum number of such transactions that can take place in a single microframe. If either bit 11 or bit 12 is non-zero, the CORE will automatically split any data packet written to the FIFO into up to 2 or 3 'USB' packets, each containing the specified payload (or less). The maximum payload for each transaction is 1024 bytes, so this allows up to 3072 bytes to be transmitted in each microframe. (For Isochronous transfers in Fullspeed mode or if High-bandwidth is not enabled, bits 11 and 12 are ignored.)

The value written to bits 10:0 (multiplied by m in the case of high-bandwidth Isochronous transfers) must match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint (see USB Specification Revision 2.0, Chapter 9). A mismatch could cause unexpected results.

The total amount of data represented by the value written to this register (specified payload \times m)




must not exceed the FIFO size for the IN endpoint, and should not exceed half the FIFO size if double-buffering is required.

If this register is changed after packets have been sent from the endpoint, the IN endpoint FIFO should be completely flushed (using the FlushFIFO bit in InCSR) after writing the new value to this register.

20.4.3.15 INCSR

InCSR is a 16-bit register that provides control and status bits for IN transactions through the currently-selected endpoint. There is an InCSR register for each IN endpoint (not including Endpoint 0).

NOTE: Users should be aware that the value returned when the register is read reflects the status attained e.g. as a result of writing to the register.



Bits	Name	Description	R	W
			CPU	USB
15	AutoSet	If the CPU sets this bit, InPktRdy will be automatically	RW	R
		set when data of the maximum packet size (value in		
		InMaxP) is loaded into the IN FIFO. If a packet of less		
		than the maximum packet size is loaded, InPktRdy will		
		have to be set manually. NOTE: Should not be set for		
		high-bandwidth Isochronous endpoints.		
14	ISO	The CPU sets this bit to enable the IN endpoint for	RW	R
		Isochronous transfers (ISO mode), and clears it to		
		enable the IN endpoint for Bulk/Interrupt transfers.		
13	Mode	The CPU sets this bit to enable the endpoint direction as	RW	R
		IN, and clears it to enable the endpoint direction as		
		OUT. NOTE: Only valid where the endpoint FIFO is		
		used for both IN and OUT transactions, otherwise		
		ignored.		
12	DMARogEnah	The CPU sets this bit to enable the DMA request for the	RW	R
12	DMAReqEnab	IN endpoint.		
11	FrcDataTog	The CPU sets this bit to force the endpoint's IN data	RW	R



	1		ı	
		toggle to switch after each data packet is sent		
		regardless of whether an ACK was received. This can		
		be used by Interrupt IN endpoints that are used to		
		communicate rate feedback for Isochronous endpoints.		
10	DMAReqMode	The CPU sets this bit to select DMA Request Mode 1	RW	R
		and clears it to select DMA Request Mode 0. NOTE:		
		This bit must not be cleared either before or in the same		
		cycle as the above DMAReqEnab bit is cleared.		
9:8	_	Unused, always return 0.	R	R
7	IncompTx	When the endpoint is being used for high-bandwidth	RC	SET
		Isochronous transfers, this bit is set to indicate where a		
		large packet has been split into 2 or 3 packets for		
		transmission but insufficient IN tokens have been		
		received to send all the parts. The remainder of the		
		current packet is then flushed from the FIFO (but any		
		second packet in the FIFO will remain). NOTE: In		
		anything other than a high-bandwidth Isochronous		
		transfer, this bit will always return 0.		
		The CPU writes a 1 to this bit to reset the endpoint IN	SE	RC
6	ClrDataTog	data toggle to 0.	Т	
5	SentStall	This bit is set when a STALL handshake is transmitted.	RC	SET
· ·		The FIFO is flushed and the InPktRdy bit is cleared (see		
		below). The CPU should clear this bit.		
4	SendStall	The CPU writes a 1 to this bit to issue a STALL	RW	R
		handshake to an IN token. The CPU clears this bit to		
		terminate the stall condition. NOTE: This bit has no		
		effect where the endpoint is being used for Isochronous		
		transfers.		
3	FlushFIFO	The CPU writes a 1 to this bit to flush the next packet to	SE	R
		be transmitted from the endpoint IN FIFO.	Т	
		The FIFO pointer is reset and the InPktRdy bit (below) is		
		cleared. May be set simultaneously with InPktRdy to		
		abort the packet that has just been loaded into the		
		FIFO. NOTE: (i) FlushFIFO should only be set when		
		InPktRdy is set (at other times, it may cause data		
		corruption). (ii) If the FIFO contains two packets,		
		FlushFIFO will need to be set twice to completely clear		
		the FIFO.		
2	UnderRun	In ISO mode, this bit is set when a zero length data	RC	SET
		packet is sent after receiving an IN token with the		
		InPktRdy bit not set. In Bulk/Interrupt mode, this bit is		



		The CPU should clear this bit.		
1	FIFONotEmpty	This bit is set when there is at least 1 packet in the IN	RC	SET
		FIFO.		
0	InPktRdy	The CPU sets this bit after loading a data packet into the	RS	CLE
		FIFO. It is cleared automatically when a data packet has		AR
		been transmitted. If the FIFO is double-buffered, it is		
		also automatically cleared when there is space for a		
		second packet in the FIFO (see Section 8.1.2). An		
		interrupt is generated (if enabled) when the bit is cleared		
		(suppressed by the built-in DMA controller in DMA		
		Mode 1).		

20.4.3.16 OUTMAXP

The OutMaxP register defines the maximum amount of data that can be transferred through the selected OUT endpoint in a single operation. There is an OutMaxP register for each OUT endpoint (except Endpoint 0).

	OUTMAXP													0 x	130	400)14
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			r	n-1			M	laxi	imu	ım	Pay	yloa	ad/t	ran	ısad	ctio	n
RS1		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Fullspeed and High-speed operations.

Where the option of High-bandwidth Isochronous endpoints or of combining Bulk packets has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded.

For Bulk endpoints with the packet combining option enabled, the multiplier *m* can be up to 32 and defines the number of USB packets of the specified payload which are to be combined into a single data packet within the FIFO. (If the packet splitting option is not enabled, D15–D13 is not implemented and D12–D11 (if included) is ignored.)

For Isochronous endpoints operating in High-Speed mode and with the High-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit 11 set or bit 12 set, respectively) and it specifies the maximum number of such transactions that can take place in a single microframe. If either bit 11 or bit 12 is non-zero, the CORE will automatically combine the separate USB packets received in any microframe into a single packet within the OUT FIFO. The maximum payload for each $\frac{384}{1000}$



transaction is 1024 bytes, so this allows up to 3072 bytes to be received in each microframe. (For Isochronous transfers in Full-speed mode or if High-bandwidth is not enabled, bits 11 and 12 are ignored.)

The value written to bits 10:0 (multiplied by *m* in the case of high-bandwidth Isochronous transfers) must match the value given in the *wMaxPacketSize* field of the Standard Endpoint Descriptor for the associated endpoint (see *USB Specification* Revision 2.0, Chapter 9). A mismatch could cause unexpected results.

The total amount of data represented by the value written to this register (specified payload \times m) must not exceed the FIFO size for the OUT endpoint, and should not exceed half the FIFO size if double-buffering is required.

20.4.3.17 OUTCSR

OutCSR is a 16-bit register that provides control and status bits for OUT transactions through the currently-selected endpoint. It is reset to 0. **NOTE:** Users should be aware that the value returned when the register is read reflects the status attained e.g. as a result of writing to the register.

OUTCSR													0 x	130	400	16
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AUTOClear	OSI	DMAReqEnab	DisNyet/PID ERR	DMAReqMode			IncompRx	ClrDataTog	SentStall	SendStall	FlushFIFO	DataError	OverRun	FIFOFull	OutPktRdy
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	F	RW
			CPU	USB
15	AutoClear	If the CPU sets this bit then the OutPktRdy bit will be automatically cleared when a packet of OutMaxP bytes	RW	R
		has been unloaded from the OUT FIFO. When packets of		
		less than the maximum packet size are unloaded,		
		OutPktRdy will have to be cleared manually. NOTE:		
		Should not be set for high-bandwidth Isochronous		
		endpoints.		
14	ISO	The CPU sets this bit to enable the OUT endpoint for	RW	R
		Isochronous transfers, and clears it to enable the OUT		
		endpoint for Bulk/Interrupt transfers.		
13	DMADogEnch	The CPU sets this bit to enable the DMA request for the	RW	R
13	DMAReqEnab	OUT endpoint.		
12	DisNyet PID	Bulk/Interrupt Transactions: The CPU sets this bit to	RW	RW
	Error	disable the sending of NYET handshakes. When set,		




	T	T		
11	DMAReqMode	all successfully received OUT packets are ACK'd including at the point at which the FIFO becomes full. NOTE: This bit only has any effect in High-speed mode, in which mode it should be set for all Interrupt endpoints. ISO Transactions: The core sets this bit to indicate a PID error in the received packet. Two modes of DMA Request operation are supported: DMA Request Mode 0 in which a DMA request is generated for all received packets, together with an interrupt (if enabled); and DMA Request Mode 1 in which	RW	R
		a DMA request (but no interrupt) is generated for OUT packets of size OutMaxP bytes and an interrupt (but no DMA request) is generated for OUT packets of any other size. The CPU sets this bit to select DMA Request Mode 1 and clears this bit to select DMA Request Mode 0.		
10:9	_	Unused, always return 0.	R	R
8	IncompRx	This bit is set in a high-bandwidth Isochronous transfer if the packet in the OUT FIFO is incomplete because parts of the data were not received. It is cleared when OutPktRdy is cleared. NOTE: In anything other than a high-bandwidth Isochronous transfer, this bit will always return 0.	RC	SET
7	ClrDataTog	The CPU writes a 1 to this bit to reset the endpoint data toggle to 0.	SE T	RC
6	SentStall	This bit is set when a STALL handshake is transmitted. The CPU should clear this bit.	RC	SET
5	SendStall	The CPU writes a 1 to this bit to issue a STALL handshake to a DATA packet. The CPU clears this bit to terminate the stall condition. NOTE: This bit has no effect where the endpoint is being used for Isochronous transfers.	RW	R
4	FlushFIFO	The CPU writes a 1 to this bit to flush the next packet to be read from the endpoint OUT FIFO. The FIFO pointer is reset and the OutPktRdy bit (below) is cleared. NOTE: FlushFIFO should only be used when OutPktRdy is set. At other times, it may cause data to be corrupted. Note also that, if the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO.	SE T	R
3	DataError	This bit is set at the same time that OutPktRdy is set if the data packet has a CRC error. It is cleared when	R	SET



		OutPktRdy is cleared. NOTE: This bit is only valid when		
		the endpoint is operating in ISO mode. In Bulk mode, it		
		always returns zero.		
2	OverRun	This bit is set if an OUT packet arrives while FIFOFull is	RC	SET
		set i.e. the OUT packet cannot be loaded into the OUT		
		FIFO. The CPU should clear this bit. NOTE: This bit is		
		only valid when the endpoint is operating in ISO mode. In		
		Bulk mode, it always returns zero.		
1	FIFOFull	This bit is set when no more packets can be loaded into	R	SET
		the OUT FIFO.		
0	OutPktRdy	This bit is set when a data packet has been received. The	RC	SET
		CPU should clear this bit when the packet has been		
		unloaded from the OUT FIFO. An interrupt is generated (if		
		enabled) when the bit is set.		

20.4.3.18 OUTCOUNT

OutCount is a 13-bit read-only register that holds the number of received data bytes in the packet in the OUT FIFO. **NOTE:** The value returned changes as the contents of the FIFO change and is only valid while OutPktRdy (OutCSR.D0) is set.



Bits	Name Description			
			CPU	USB
12:0	OUTCOUNT	Endpoint OUT Count.	R	W

20.4.3.19 FIFOx (Addresses 20h – XXh)

This address range provides 16 addresses for CPU access to the FIFOs for each endpoint. Writing to these addresses loads data into the IN FIFO for the corresponding endpoint. Reading from these addresses unloads data from the OUT FIFO for the corresponding endpoint.

If the CPU bus is 16-bit, the address range is 20h – 3Fh and the FIFOs are located on 16-bit word boundaries (Endpoint 0 at 20h, Endpoint 1 at 22h ... Endpoint 15 at 3Eh). If the CPU bus is 32-bit, the address range is 20h – 5Fh and the FIFOs are located on 32-bit double-word boundaries (Endpoint 0



at 20h, Endpoint 1 at 24h ... Endpoint 15 at 5Ch).

NOTE: Transfers to and from FIFOs may be 8-bit, 16-bit, 24-bit or 32-bit as required, and any combination of access is allowed provided the data accessed is contiguous. However, all the transfers associated with one packet must be of the same width so that the data is consistently byte-, word- or double-word-aligned. The last transfer may however contain fewer bytes than the previous transfers in order to complete an odd-byte or odd-word transfer.

20.4.3.20 EPINFO

This 8-bit read-only register allows read-back of the number of IN and OUT endpoints included in the design.



Bits	Name	Description	R	W
			CPU	USB
7:4	OutEndPoint	The number of OUT endpoints implemented in the design.	R	R
3:0	InEndPoint	The number of IN endpoints implemented in the design.	R	R

20.4.3.21 RAMINFO

This 8-bit read-only register provides information about the width of the RAM and the number of DMA channels associated with the built-in DMA controller (where implemented).



Bits	Name	Description	RW		
			CPU	USB	
7:4	DMAChans	The number of DMA channels implemented in the design.	R	R	
3:0	RAMBITS	The width of the RAM address bus – 1.	R	R	



20.5 Programming Scheme

This and the following sections look at the actions that the device controlling the CORE core will need to perform and at the aspects of the operation of the core that affect this.

Throughout this discussion, the controlling device is assumed to be a microcontroller running some firmware but it could be a customized hard-wired logic block.

20.5.1 SOFT CONNECT/DISCONNECT

The core can be configured to allow the connection of the CORE to the USB to be controlled by software.

When the Soft Connect/Disconnect option is selected, the UTMIcompliant PHY used alongside the core can be switched between normal mode and non-driving mode by setting/clearing bit 6 of the Power register (which is then identified as the Soft Conn bit).

When the Soft Conn bit is set to 1, the PHY is placed in its normal mode and the D+/D- lines of the USB bus are enabled. At the same time, the core is placed in 'Powered' state, in which it will not respond to any USB signaling except a USB reset.

When this feature is enabled and the Soft Conn bit is zero, the PHY is put into non-driving mode, D+ and D- are tri-stated and the core appears to the host CPU as if it has been disconnected.

After a hardware reset (NRST = 0), Soft Conn is cleared to 0. The core will therefore appear disconnected until the software has set Soft Conn to 1. The application software can then choose when to set the PHY into its normal mode. Systems with a lengthy initialization procedure may use this to ensure that initialization is complete and the system is ready to perform enumeration before connecting to the USB.


Once the Soft Conn bit has been set to 1, the software can also simulate a disconnect by clearing this bit to 0.

20.5.2 USB INTERRUPT HANDLING

When the CPU is interrupted with a USB interrupt, it needs to read the interrupt status register to determine which endpoint(s) have caused the interrupt and jump to the appropriate routine. If multiple endpoints have caused the interrupt, Endpoint 0 should be serviced first, followed by the other endpoints. The Suspend interrupt should be serviced last.



A flowchart for the USB Interrupt Service Routine is given in as follows:





20.6 USB RESET

When a reset condition is detected on the USB, the CORE performs the following actions:

- 1 Sets FAddr to 0.
- 2 Sets Index to 0.
- 3 Flushes all endpoint FIFOs.
- 4 Clears all control/status registers.
- 5 Enables all endpoint interrupts.
- 6 Generates a Reset interrupt.

If the HS Enab bit in the Power register (D5) was set, the CORE also tries to negotiate for high-speed operation. Whether high-speed operation is selected is indicated by HS Mode bit (Power.D4).

When the software receives a Reset interrupt, it should close any open pipes and wait for bus enumeration to begin.



20.7 SUSPEND/RESUME

When the CORE has no activity on the USB for 3 ms, it will go into Suspend mode. It will also generate a Suspend interrupt (if enabled). At this point, the CORE can then be left active or the application may arrange to disable the USBHSFC by stopping its clock.

The USB may exit Suspend mode by sending Resume signaling on the bus. Alternatively software may perform "Remote wakeup". How the CORE will respond depends on whether it has been left active or inactive during the suspend.

20.7.1 ACTIVE DURING SUSPEND

When the CORE goes into Suspend mode, the UTM will also be put into Suspend mode by the SUSPENDM line if the Enable SuspendM bit in the Power register (D0) is set. When the CORE remains active, however, it can detect when Resume signaling occurs on the USB. It will then bring the UTM out of Suspend mode and generate a Resume interrupt.

20.7.2 INACTIVE DURING SUSPEND

When the Suspend interrupt described above is received, the software may disable the CORE stopping its clock (this must be done by some external means). However, the CORE will I not then be able to detect Resume signaling on the USB.

As a result, external hardware will be needed to detect Resume signaling (by monitoring the LINESTATE lines from the UTM), o that the clock to the CORE can be restarted when this occurs. Appropriate gates could be added to the system design, or example, by specifying that an active high, asynchronous wake-up event is generated when the transceiver is in Suspend mode (SUSPENDM low) and either a K state (linestate == 2'b10 (resume)) or an SE0 (linestate == 2'b00 (reset)) is detected.

20.7.3 REMOTE WAKEUP

If the CORE is in Suspend mode and the software wants to initiate a remote wakeup, it should write to the Power register to set the Resume bit (D2) to 1. (If the clock to the CORE has been stopped, it will need to be restarted before this write can occur.)

The software should leave this bit set for approximately 10 ms (minimum of 2 ms, a maximum of 15 ms) then reset it to 0. By this time the hub should have taken over driving Resume signaling on the USB.

NOTE: No Resume interrupt will be generated when the software initiates a remote wakeup.



20.8 ENDPOINT 0 HANDLING

Endpoint 0 is the main control endpoint of the core. As such, the routines required to service Endpoint 0 are more complicated than those required to service other endpoints.

The software is required to handle all the Standard Device Requests that may be received via Endpoint 0. These are described in Universal Serial Bus Specification, Revision 2.0, Chapter 9. The protocol for these device requests involves different numbers and types of transaction per transfer. To accommodate this, the CPU needs to take a state machine approach to command decoding and handling.

The Standard Device Requests can be divided into three categories: Zero Data Requests (in which all the information is included in the command), Write Requests (in which the command will be followed by additional data), and Read Requests (in which the device is required to send data back to the host).

This section looks at the sequence of events that the software must perform to process the different types of device request.

NOTE: The Setup packet associated with any Standard Device Request should include an 8-byte command. Any Setup packet containing a command field of anything other than 8 bytes will be automatically rejected by the core.

20.8.1 ZERO DATA REQUESTS

Zero data requests have all their information included in the 8-byte command and require no additional data to be transferred. Examples of zero data Standard Device Requests are: SET_FEATURE, CLEAR_FEATURE, SET_ADDRESS, SET_CONFIGURATION, SET_INTERFACE.

The sequence of events will begin, as with all requests, when the software receives an Endpoint 0 interrupt. The OutPktRdy bit (CSR0.D0) will also have been set. The 8-byte command should then be read from the Endpoint 0 FIFO, decoded and the appropriate action taken. For example if the command is SET_ADDRESS, the 7-bit address value contained in the command should be written to the FAddr register.

The CSR0 register should then be written to set the ServicedOutPktRdy bit (D6) (indicating that the command has been read from the FIFO) and to set the DataEnd bit (D3) (indicating that no further data is expected for this request).

When the host moves to the status stage of the request, a second Endpoint 0 interrupt will be generated to indicate that the request has completed. No further action is required from the software: the second interrupt is just a confirmation that the request completed successfully.

If the command is an unrecognized command, or for some other reason cannot be executed, then when it has been decoded, the CSR0 register should be written to set the ServicedOutPktRdy bit (D6)



and to set the SendStall bit (D5). When the host moves to the status stage of the request, the CORE will send a STALL to tell the host that the request was not executed. A second Endpoint 0 interrupt will be generated and the SentStall bit (CSR0.D2) will be set.

If the host sends more data after the DataEnd bit has been set, then the CORE will send a STALL. An Endpoint 0 interrupt will be generated and the SentStall bit (CSR0.D2) will be set.

20.8.2 WRITE REQUESTS

Write requests involve an additional packet (or packets) of data being sent from the host after the 8-byte command. An example f a write Standard Device Request is: SET DESCRIPTOR.

The sequence of events will begin, as with all requests, when the software receives an Endpoint 0 interrupt. The OutPktRdy bit CSR0.D0) will also have been set. The 8-byte command should then be read from the Endpoint 0 FIFO and decoded.

As with a zero data request, the CSR0 register should then be written to set the ServicedOutPktRdy bit (D6) (indicating that the command has been read from the FIFO) but in this case the DataEnd bit (D3) should not be set (indicating that more data is expected).

When a second Endpoint 0 interrupt is received, the CSR0 register should be read to check the endpoint status. The OutPktRdy bit (CSR0:D0) should be set to indicate that a data packet has been received. The COUNT0 register should then be read to determine the size of this data packet. The data packet can then be read from the Endpoint 0 FIFO.

If the length of the data associated with the request (indicated by the *wLength* field in the command) is greater than the maximum packet size for Endpoint 0, further data packets will be sent. In this case, CSR0 should be written to set the ServicedOutPktRdy bit, but the DataEnd bit should not be set.

When all the expected data packets have been received, the CSR0 register should be written to set the ServicedOutPktRdy bit and to set the DataEnd bit (indicating that no more data is expected).

When the host moves to the status stage of the request, another Endpoint 0 interrupt will be generated to indicate that the request has completed. No further action is required from the software, the interrupt is just a confirmation that the request completed successfully.

If the command is an unrecognized command, or for some other reason cannot be executed, then when it has been decoded, the CSR0 register should be written to set the ServicedOutPktRdy bit (D6) and to set the SendStall bit (D5). When the host sends more data, the CORE will send a STALL to tell the host that the request was not executed. An Endpoint 0 interrupt will be generated and the SentStall bit (CSR0.D2) will be set.

If the host sends more data after the DataEnd has been set, then the CORE will send a STALL. An



Endpoint 0 interrupt will be generated and the SentStall bit (CSR0.D2) will be set.

20.8.3 READ REQUESTS

Read requests have a packet (or packets) of data sent from the function to the host after the 8-byte command. Examples of read Standard Device Requests are: GET_CONFIGURATION, GET_INTERFACE, GET_DESCRIPTOR, GET_STATUS, SYNCH_FRAME.

The sequence of events will begin, as with all requests, when the software receives an Endpoint 0 interrupt. The OutPktRdy bit (CSR0.D0) will also have been set. The 8-byte command should then be read from the Endpoint 0 FIFO and decoded. The CSR0 register should then be written to set the ServicedOutPktRdy bit (D6) (indicating that the command has read from the FIFO).

The data to be sent to the host should then be written to the Endpoint 0 FIFO. (If required, this data may be transferred using the DMA controller in the AHB bridge in its DMA Mode 0.) If the data to be sent is greater than the maximum packet size for Endpoint 0, only the maximum packet size should be written to the FIFO. The CSR0 register should then be written to set the InPktRdy bit (D1) (indicating that there is a packet in the FIFO to be sent). When the packet has been sent to the host, another Endpoint 0 interrupt will be generated and the next data packet can be written to the FIFO.

When the last data packet has been written to the FIFO, the CSR0 register should be written to set the InPktRdy bit and to set the DataEnd bit (D3) (indicating that there is no more data after this packet). When the host moves to the status stage of the request, another Endpoint 0 interrupt will be generated to indicate that the request has completed. No further action is required from the software: the interrupt is just a confirmation that the request completed successfully.

If the command is an unrecognized command, or for some other reason cannot be executed, then when it has been decoded, the CSR0 register should be written to set the ServicedOutPktRdy bit (D6) and to set the SendStall bit (D5). When the host requests data, the CORE will send a STALL to tell the host that the request was not executed. An Endpoint 0 interrupt will be generated and the SentStall bit (CSR0.D2) will be set.

If the host requests more data after the DataEnd has been set, then the CORE will send a STALL. An Endpoint 0 interrupt will be generated and the SentStall bit (CSR0.D2) will be set.


20.8.4 END POINTO STATES

The Endpoint 0 control needs three modes – IDLE, TX and RX – corresponding to the different phases of the control transfer and the states Endpoint 0 enters for the different phases of the transfer (see Figure 7-1 below).

The default mode on power-up or reset should be IDLE.



OutPktRdy (CSR0.D0) becoming set when Endpoint 0 is in IDLE state indicates a new device request. Once the device request is unloaded from the FIFO, the CORE decodes the descriptor to find whether there is a Data phase and, if so, the direction of the Data phase for the control transfer (in order to set the FIFO direction).



Depending on the direction of the Data phase, Endpoint 0 goes into either TX state or RX state. If there is no Data phase, Endpoint 0 remains in IDLE state to accept the next device request.

The actions that the CPU needs to take at the different phases of the possible transfers (e.g. Loading the FIFO, Setting InPktRdy) are indicated in the diagram on the following page.



Note that the CORE changes the FIFO direction depending on the direction of the Data phase independently of the CPU.

20.8.5 END POINTO SERVICER OUTINE

An Endpoint 0 interrupt is generated:

- When the core sets the OutPktRdy bit (CSR0.D0) after a valid token has been received and data has been written to the FIFO.
- When the core clears the InPktRdy bit (CSR0.D1) after the packet of data in the FIFO has been successfully transmitted to the host.
- When the core sets the SentStall bit (CSR0.D2) after a control transaction is ended due to a protocol violation.
- When the core sets the SetupEnd bit (CSR0.D4) because a control transfer has ended before DataEnd (CSR0.D3) is set.

Whenever the Endpoint 0 service routine is entered, the firmware must first check to see if the current control transfer has been ended due to either a STALL condition or a premature end of control transfer. If the control transfer ends due to a STALL condition, the SentStall bit would be set. If the control transfer ends due to a premature end of control transfer, the SetupEnd bit would be set. In either case, the firmware should abort processing the current control transfer and set the state to IDLE.


Once the firmware has determined that the interrupt was not generated by an illegal bus state, the next action taken depends on the Endpoint state.

If Endpoint 0 is in IDLE state, the only valid reason an interrupt can be generated is as a result of the core receiving data from the USB bus. The service routine must check for this by testing the OutPktRdy bit. If this bit is set, then the core has received a SETUP packet. This must be unloaded from the FIFO and decoded to determine the action the core must take. Depending on the command contained within the SETUP packet, Endpoint 0 will enter one of three states:

- If the command is a single packet transaction (SET_ADDRESS, SET_INTERFACE etc) without any data phase, the endpoint will remain in IDLE state.
- If the command has an OUT data phase (SET_DESCRIPTOR etc) the endpoint will enter RX state.
- If the command has an IN data phase (GET_DESCRIPTOR etc) the endpoint will enter TX state.

If the endpoint is in TX state, the interrupt indicates that the core has received an IN token and data from the FIFO has been sent. The firmware must respond to this either by placing more data in the FIFO if the host is still expecting more data² or by setting he DataEnd bit to indicate that the data phase is complete. Once the data phase of the transaction has been completed, endpoint 0 should be returned to IDLE state to await the next control transaction.






If the endpoint is in RX state, the interrupt indicates that a data packet has been received. The firmware must respond by unloading he received data from the FIFO. The firmware must then determine whether it has received all of the expected data. If it has, the firmware should set the DataEnd bit and return Endpoint 0 to IDLE state. If more data is expected, the firmware should set the ServicedOutPktRdy bit (CSR0.D6) to indicate that it has read the data in the FIFO and leave the endpoint in RX state.



20.8.6 IDLE MODE

IDLE mode is the mode the Endpoint 0 control needs to select at power-on or reset and is the mode to which the Endpoint 0 control should return when the RX and TX modes are terminated.



20.8.7 TX MODE


When the endpoint is in TX state, all arriving IN tokens need to be treated as part of a Data phase until the required amount of data has been sent to the host. If either a SETUP or an OUT token is received whilst the endpoint is in the TX state, this will cause a SetupEnd condition to occur as the core expects only IN tokens.

Three events can cause TX mode to be terminated before the expected amount of data has been sent:



- The host sends an invalid token causing a SetupEnd condition (CSR0.D4 set).
- The firmware sends a packet containing less than the maximum packet size for Endpoint 0 (MaxP).
- The firmware sends an empty data packet.

Until the transaction is terminated, the firmware simply needs to load the FIFO when it receives an interrupt which indicates that packet has been sent from the FIFO. (An interrupt is generated when InPktRdy is cleared.)



When the firmware forces the termination of a transfer (by sending a short or empty data packet), it should set the DataEnd bit CSR0.D3) to indicate to the core that the Data phase is complete and that the core should next receive an acknowledge packet.

20.8.8 RX MODE


In RX mode, all arriving data should be treated as part of a Data phase until the expected amount of data has been received. If ither a SETUP or an IN token is received while the endpoint is in RX state, this will cause a SetupEnd condition to occur as the ore expects only OUT tokens.

Three events can cause RX mode to be terminated before the expected amount of data has been received:



- The host sends an invalid token causing a SetupEnd condition (CSR0.D4 set).
- The host sends a packet which contains less than the maximum packet size for Endpoint 0.
- The host sends an empty data packet.

Until the transaction is terminated, the firmware simply needs to unload the FIFO when it receives an interrupt which indicates hat new data has arrived (OutPktRdy (CSR0.D0) set) and to clear OutPktRdy by setting the ServicedOutPktRdy bit (CSR0.D6).



When the firmware detects the termination of a transfer (by receiving either the expected amount of data or an empty data packet), it should set the DataEnd bit (CSR0.D3) to indicate to the core that the Data phase is complete and that the core should receive an acknowledge packet next.

20.8.9 ERROR HANDLING

A control transfer may be aborted due to a protocol error on the USB, the host prematurely ending the transfer, or if the function controller software wishes to abort the transfer (e.g. because it cannot process the command).

The CORE will automatically detect protocol errors and send a STALL packet to the host under the following conditions:

1 The host sends more data during the OUT Data phase of a write request than was specified in the command. This condition is detected when the host sends an OUT token after the



- DataEnd bit (CSR0.D3) has been set.
- 2 The host request more data during the IN Data phase of a read request than was specified in the command. This condition is detected when the host sends an IN token after the DataEnd bit in the CSR0 register has been set.
- 3 The host sends more than MaxP data bytes in an OUT data packet.
- 4 The host sends a non-zero length DATA1 packet during the STATUS phase of a read request.

When the CORE has sent the STALL packet, it sets the SentStall bit (CSR0.D2) and generates an interrupt. When the software receives an Endpoint 0 interrupt with the SentStall bit set, it should abort the current transfer, clear the SentStall bit, and return to the IDLE state.

If the host prematurely ends a transfer by entering the STATUS phase before all the data for the request has been transferred, or by sending a new SETUP packet before completing the current transfer, then the SetupEnd bit (CSR0.D4) will be set and an Endpoint 0 interrupt generated. When the software receives an Endpoint 0 interrupt with the SetupEnd bit set, it should abort the current transfer, set the ServicedSetupEnd bit (CSR0.D7), and return to the IDLE state. If the OutPktRdy bit (CSR0.D0) is set this indicates that the host has sent another SETUP packet and the software should then process this command.

If the software wants to abort the current transfer, because it cannot process the command or has some other internal error, then it should set the SendStall bit (CSR0.D5). The CORE will then send a STALL packet to the host, set the SentStall bit (CSR0.D2) and generate an Endpoint 0 interrupt.



20.9 BULK TRANSACTIONS

20.9.1 BULK IN ENDPOINT

A Bulk IN endpoint is used to transfer non-periodic data from the function controller to the host. Four optional features are available for use with a Bulk IN endpoint:

Double packet buffering

Except where dynamic FIFO sizing is being used, when the value written to the InMaxP register is less than, or equal to, half the size of the FIFO allocated to the endpoint, double packet buffering will be automatically enabled. When enabled, up to two packets can be stored in the FIFO awaiting transmission to the host.

DMA

If DMA is enabled for the endpoint, a DMA request will be generated whenever the endpoint is able to accept another packet in its FIFO. This feature can be used to allow an external DMA controller (such as the one included in the supplied AHB bridge) to load packets into the FIFO without processor intervention. See Section 8.3.

AutoSet

When the AutoSet feature is enabled, the InPktRdy bit (InCSR.D0) will be automatically set when a packet of InMaxP bytes has been loaded into the FIFO. This is particularly useful when DMA is used to load the FIFO as it avoids the need for any processor intervention when loading individual packets during a large Bulk transfer.

Automatic Packet Splitting

For some system designs, it may be convenient for the application software to write larger amounts of data to an endpoint in a single operation than can be transferred in a single USB operation. A particular case in point is where the same endpoint is used for high-speed transfers of 512 bytes under certain circumstances but for full-speed transfers under other circumstances. When operating at full-speed, the maximum amount of data transferred in a single operation is then just 64 bytes. To cater for such circumstances, the CORE includes a configuration option which, if selected, allows larger data packets to be written to Bulk endpoints which are then split into packets of an appropriate (specified) size for transfer across the USB bus. The necessary packet size information is set via the InMaxP register.

20.9.1.1 SETUP

Before using a Bulk IN endpoint the InMaxP register must be written with the maximum packet size (in bytes) for the endpoint. This value should be the same as the *wMaxPacketSize* field of the Standard Endpoint Descriptor for the endpoint. In addition, the relevant interrupt enable bit in the IntrInE register should be set to 1 (if an interrupt is required for this endpoint), and the high byte of the InCSR register should be set as shown below (Bits D9 – D8 are unused).



When a Bulk IN endpoint is first configured, following a SET_CONFIGURATION or SET_INTERFACE command on Endpoint 0, then the lower byte of InCSR should be written to set the ClrDataTog bit (D6). This will ensure that the data toggle (which is handled automatically by the CORE) starts in the correct state. Also if there are any data packets in the FIFO (indicated by the FIFONotEmpty bit (InCSR.D1) being set), they should be flushed by setting the FlushFIFO bit (InCSR.D3).

NOTE: It may be necessary to set this bit twice in succession if double buffering is enabled.

D15	AutoSet	0/1	Set to 1 if the AutoSet feature is required.
D14	ISO	0	Set to 0 to enable Bulk protocol.
D13	Mode	1	Set to 1 to ensure the FIFO is enabled (only necessary if the FIFO is shared with an OUT endpoint).
D12	DMAReqEnab	0/1	Set to 1 if a DMA request is required for this endpoint. Note: If set to 1, will also need to select the chosen DMAReqMode (InCSR.D10).
D11	FrcDataTog	0	Set to 0 to allow normal data toggle operation.

20.9.1.2 OPERATION

When data is to be transferred over a Bulk IN pipe, a data packet is loaded into the FIFO and the InCSR register written to set the InPktRdy bit (D0). When the packet has been sent, the InPktRdy bit will be cleared by the CORE and an interrupt generated so that the next packet can be loaded into the FIFO. If double packet buffering is enabled (i.e. if the size of the FIFO is at least twice the maximum packet size set in the InMaxP register), then after the first packet has been loaded and the InPktRdy bit set, InPktRdy will be immediately cleared by the CORE and an interrupt generated so that a second packet can be loaded into the FIFO. This means the software can operate the same way, loading a packet when it receives an interrupt, regardless of whether double packet buffering is enabled or not.

In general, the packet size must not exceed the payload specified in the InMaxP register. This defines the maximum packet size (MaxP) for a single transfer over the USB and, for bulk transfers, is required by the USB Specification to be either 8, 16, 32, 64 (Full-Speed or High-Speed) or 512 bytes (High-Speed only). If more than this amount of data is to be transferred, this needs to be sent as multiple USB packets which should all carry the full payload, except for the last packet which holds the residue.

The exception to this rule applies where the automatic Bulk packet splitting option has been selected when the core was configured. Where this option has been selected, packets up to 32 times MaxP can be written to the FIFO (assuming that the FIFO is big enough to accept these larger packets) which are then split by the core into packets of the appropriate size for transfer over the USB. The size of the packets written to the FIFO is given by $m \times payload$ where InMaxP[D15:D11] = m-1. All the application software needs to do to take advantage of this feature is to set the appropriate values in the InMaxP register (and ensure that the value written to bits 10:0 matches the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint). As far as the



application software is concerned, the process of transferring these larger packets is no different from that used to transfer a standard-sized Bulk packet.

The host may determine that all the data for a transfer has been sent by knowing the total size of the data block. Alternatively it may infer that all the data have been sent when it receives a packet which is less than the payload in size. In the latter case, if the total size of the data block is an exact multiple of the payload, it will be necessary for the function to send a null packet after all the data has been sent. This is done by setting InPktRdy when the next interrupt is received, without loading any data into the FIFO.

If large blocks of data are being transferred, then the overhead of calling an interrupt service routine to load each packet can be avoided by using DMA.

20.9.1.3 ERROR HANDLING

If the software wants to shut down the Bulk IN pipe, it should set the SendStall bit (InCSR.D4). When the CORE receives the next IN token, it will send a STALL to the host, set the SentStall bit (InCSR.D5) and generate an interrupt.

When the software receives an interrupt with the SentStall bit (InCSR.D5) set, it should clear the SentStall bit. It should leave the SendStall bit (InCSR.D4) set until it is ready to re-enable the Bulk IN pipe. **NOTE:** If the host failed to receive the STALL packet for some reason, it will send another IN token, so it is advisable to leave the SendStall bit set until the software is ready to re-enable the Bulk IN pipe.

When a pipe is re-enabled, the data toggle sequence should be restarted by setting the ClrDataTog bit in the InCSR register (D6).

20.9.2 BULK OUT ENDPOINT

A Bulk OUT endpoint is used to transfer non-periodic data from the host to the function controller. Four optional features are available for use with a Bulk OUT endpoint:

Double packet buffering

Except where dynamic FIFO sizing is being used, when the value written to the OutMaxP register is less than, or equal to, half the size of the FIFO allocated to the endpoint, double packet buffering will be automatically enabled. When enabled, up to two packets can be stored in the FIFO.

DMA

If DMA is enabled for the endpoint, a DMA request will be generated whenever the endpoint has a packet in its FIFO. This feature can be used to allow an external DMA controller (such as the one included in the supplied AHB bridge) to unload packets from the FIFO without processor



intervention.

AutoClear

When the AutoClear feature is enabled, the OutPktRdy bit (OutCSR.D0) will be automatically cleared when a packet of OutMaxP bytes has been unloaded from the FIFO. This is particularly useful when DMA is used to unload the FIFO as it avoids the need for any processor intervention when unloading individual packets during a large Bulk transfer.

Automatic Packet Combining

For some system designs, it may be convenient for the application software to read larger amounts of data from an endpoint in a single operation than can be transferred in a single USB operation. A particular case in point is where the same endpoint is used for high-speed transfers of 512 bytes under certain circumstances but for full-speed transfers under other circumstances. When operating at full-speed, the maximum amount of data transferred in a single operation is then just 64 bytes. To cater for such circumstances, the CORE includes a configuration option which, if selected, causes the CORE to combine the packets received across the USB bus into larger data packets prior to being read by the application software. The necessary packet.

20.9.2.1 SET UP

Before using a Bulk OUT endpoint, the OutMaxP register must be written with the maximum packet size (in bytes) for the endpoint. This value should be the same as the wMaxPacketSize field of the Standard Endpoint Descriptor for the endpoint. In addition, the relevant interrupt enable bit in the IntrOutE register should be set to 1 (if an interrupt is required for this endpoint) and the high byte of the OutCSR register should be set as shown below: (Bits D10 – D8 are unused/Read-only.)

D15	AutoClear	0/1	Set to 1 if the AutoClear feature is required.
D14	ISO	0	Set to 0 to enable Bulk protocol.
D13	DMAReqEnab	0/1	Set to 1 if a DMA request is required for this endpoint. Note: If set to 1, will also need to select the chosen DMAReqMode (OutCSR.D11).
D12	DisNyet	0	Set to 0 to allow normal PING flow control.

When a Bulk OUT endpoint is first configured, following a SET_CONFIGURATION or SET_INTERFACE command on Endpoint 0, the lower byte of OutCSR should be written to set the CIrDataTog bit (D7). This will ensure that the data toggle (which is handled automatically by the CORE) starts in the correct state. Also if there are any data packets in the FIFO (indicated by the OutPktRdy bit (OutCSR.D0) being set), they should be flushed by setting the FlushFIFO bit (OutCSR.D4).

NOTE: It may be necessary to set this bit twice in succession if double buffering is enabled.



20.9.2.2 OPERATION

When a data packet is received by a Bulk OUT endpoint, the OutPktRdy bit (OutCSR.D0) is set and an interrupt is generated. The software should read the OutCount register for the endpoint to determine the size of the data packet. The data packet should be read from the FIFO, then the OutPktRdy bit should be cleared.

The packets received should not exceed the size specified in the OutMaxP register (because this should match the value set in the *wMaxPacketSize* field of the endpoint descriptor sent to the host). When a block of data larger than *wMaxPacketSize* needs to be sent to the function, it will be sent as multiple packets. All the packets will be *wMaxPacketSize* in size, except the last packet which will contain the residue. The software may use an application specific method of determining the total size of the block and hence when the last packet has been received. Alternatively it may infer that the entire block has been received when it receives a packet which is less than *wMaxPacketSize* in size. (If the total size of the data block is a multiple of *wMaxPacketSize*, a null data packet will be sent after the data to signify that the transfer is complete.)

In general, the application software will need to read each packet from the FIFO individually. The exception to this rule applies where the option for automatic combining of Bulk packets has been selected when the core was configured. Where this option has been selected, the core can receive up to 32 packets at a time and combine them into a single packet within the FIFO (assuming that the FIFO is big enough to accept these larger packets). The size of the packets written to the FIFO is given by $m \times wMaxPacketSize$ where OutMaxP[D15:D11] = m-1. All the application software needs to do to take advantage of this feature is set the appropriate values in the OutMaxP register (and ensure that the value written to bits 10:0 matches the value given in the wMaxPacketSize field of the endpoint descriptor). As far as the application software is concerned, the process of transferring these larger packets is no different from that used to transfer a standard-sized Bulk packet.

If large blocks of data are being transferred, the overhead of calling an interrupt service routine to unload each packet can be avoided by using DMA.

20.9.2.3 ERROR HANDLING

If the software wants to shut down the Bulk OUT pipe, it should set the SendStall bit (OutCSR.D5). When the CORE receives the next packet it will send a STALL to the host, set the SentStall bit (OutCSR.D6) and generate an interrupt.

When the software receives an interrupt with the SentStall bit (OutCSR.D6) set, it should clear the SentStall bit. It should leave the SendStall bit (OutCSR.D5) set until it is ready to re-enable the Bulk OUT pipe. *NOTE:* If the host failed to receive the STALL packet for some reason, it will send another packet, so it is advisable to leave the SendStall bit set until the software is ready to re-enable the Bulk OUT pipe. When a Bulk OUT pipe is re-enabled, the data toggle sequence should be restarted by setting the CIrDataTog bit in the OutCSR register (D7).



20.9.2.4 EMPLOYINGDMA

The advantage of employing DMA is that it improves bus and processor utilization when loading or unloading the FIFOs. It is particularly useful when large blocks of data are to be transferred through a Bulk endpoint. The USB protocol requires that large data blocks are transferred by sending a series of packets of the maximum packet size for the endpoint (512 bytes for high speed, 64 bytes for full speed). Only the last packet in the series may be less than the maximum packet size. Indeed, the receiver may use the reception of this 'short' packet to signal the end of the transfer (a null packet may be sent at the end of the series if the size of the data block is an exact multiple of the maximum packet size).

The DMA facilities of the CORE may be used, with a suitably programmed DMA controller, to avoid the overhead of having to interrupt the processor after each individual packet, interrupting the processor only after the transfer has completed.

Versions of the core that use the AHB Interface optionally include a DMA controller, built into the AHB interface. Where the core is configured with the VCI interface, this DMA controller needs to be added by the user. This should be connected to the CPU interface such that DMA accesses appear like normal CPU reads and writes to the CORE.

20.9.2.5 USING DMA WITH BULKINENDPOINTS

For IN endpoints, the DMA request line will go high when the endpoint FIFO is able to accept a data packet. It will either go low when InMaxP bytes have been loaded into the FIFO (or, if the 'Early DMA De-assert' option is selected, while the last 16 bytes are being loaded) – Alternatively, the request line will go low when the InPktRdy bit in InCSR is set.

To use DMA to send a large block of data to the USB host over a Bulk IN endpoint, the DMA controller and CORE should be set up as follows.

The DMA controller should be programmed to perform a burst read of the maximum packet size for the endpoint (512 bytes for high speed, 64 bytes for full speed) when the DMA request line for the endpoint transitions from low to high. Details of the settings to make in the case of the built-in DMA controller are given in Section 12 of the CORE Product Specification. The controller should keep performing these burst reads on each DMA request until the entire data block has been transferred. (The last burst may however be less than the maximum packet size.) It should then interrupt the processor.

The CORE should be programmed to enable AutoSet and DMA Request Mode 1 by setting the AutoSet, DMAReqEnab and DMAReqMode bits in the InCSR register (bits D15, D12 and D10 respectively).

Programmed like this, the CORE will take the DMA request line high whenever there is space in its FIFO to accept a packet. Further, the InPktRdy bit will be automatically set after the DMA controller has

408



loaded the FIFO with a packet of the maximum packet size. The packet is then ready to be sent to the host. When the last packet has been loaded by the DMA controller, the controller should interrupt the processor. (The built-in controller does this by asserting DMA_NINT.) If the last packet loaded was less than the maximum packet size, the InPktRdy bit will not have been set and will therefore need to be set manually (i.e. by the CPU) to allow the last packet to be sent. The InPktRdy bit will also need to be set manually if the last packet was of the maximum packet size and a null packet is to be sent to indicate the end of the transfer.

20.9.2.6 USING DMA WITHBULKOUT ENDPOINTS

The behavior of the DMA request line for an OUT Endpoint depends on the DMA Request Mode selected through the OutCSR register (D11). In DMA Request Mode 0, the OUT DMA request line goes high when a data packet is available in the endpoint FIFO and goes low either when the last byte of the data packet has been read (or, if the 'Early DMA De-assert' option is selected, just before the last 16 bytes are read from the FIFO) – or when the OutPktRdy bit in OutCSR is cleared. In DMA Request Mode 1, the DMA request line only goes high when the packet received is of the maximum packet size (as set in the OutMaxP register). If the packet received is of some other size, the DMA request line stays low with the result that the packet remains in the FIFO with outPktRdy set. This causes an OUT Endpoint interrupt to be generated (if enabled).

The DMA Request Modes are primarily designed to be used where large packets of data are transferred to a Bulk endpoint. The USB protocol requires such packets to be split into a series of packets of maximum packet size (512 bytes for high speed, 64 bytes for full speed). The last packet in the series may be less than the maximum packet size (or a null packet if the total size of the transfer is an exact multiple of the maximum packet size) and the receiver may interpret this 'short' packet as signaling the end of the transfer. DMA Request Mode 1 can be used, with a suitably programmed DMA controller, to avoid the overhead of having to interrupt the processor after each individual packet – instead just interrupting the processor after the transfer has completed.

NOTE: If the Request Mode is switched from Request Mode 1 to Request Mode 0, the request line will be asserted if there is a packet in the FIFO in order to allow this 'pre-received' packet to be downloaded.

20.9.3 INTERRUPT TRANSACTIONS

20.9.3.1 INTERRUPT INENDPOINT

An Interrupt IN endpoint is used to transfer periodic data from the function controller to the host.

An Interrupt IN endpoint uses the same protocol as a Bulk IN endpoint and can be used the same way. However, though DMA can be used, it offers little benefit as Interrupt endpoints are usually expected to transfer all their data in a single packet.



Interrupt IN endpoints also support one feature that Bulk IN endpoints do not, in that they support continuous toggle of the data toggle bit. This feature is enabled by setting the FrcDataTog bit in the InCSR register (D11). When this bit is set to 1, the CORE will consider the packet as having been successfully sent and toggle the data bit for the endpoint, regardless of whether an ACK was received from the host.

20.9.3.2 INTERRUPT OUT END POINT

An Interrupt OUT endpoint is used to transfer periodic data from the host to a function controller.

An Interrupt OUT endpoint uses almost the same protocol as a Bulk OUT endpoint and can be used the same way. The one difference is that Interrupt endpoints do not support PING flow control. This means that the CORE should never respond with a NYET handshake, only ACK/NAK/STALL. To ensure this, the DisNyet bit in the OutCSR register (D12) should be set to 1 to disable the transmission of NYET handshakes in High-speed mode.


Though DMA can be used with an Interrupt OUT endpoint, it generally offers little benefit as Interrupt endpoints are usually expected to transfer all their data in a single packet.



20.10 TRANSACTION FLOWS


20.10.1 CONTROL TRANSACTIONS

20.10.1.1 SET UP PHASE






20.10.1.2 IN DATA PHASE






20.10.1.3 AND FOLLOWING STATUS PHASE






20.10.1.4 OUT DATA PHASE






20.10.1.5 FOLLOWING STATUS PHASE






20.10.2 BULK/INTERRUPT TRANSACTIONS

20.10.2.1 INTRANSACTION






20.10.2.2 OUT TRANSACT ION






20.10.3 DMA OPERATIONS (WITH BUILT-IN DMA CONTROLLE)

20.10.3.1 SINGLE IN PACKET






20.10.3.2 SINGLE OUT PACKET






20.10.3.3 MULTIPLE IN PAC KETS






20.10.3.4 MULTIPLE OUT PACKETS

If Size of Data Block Known:





If Size of Data Block not Known:





20.11 TESTMODES

The CORE supports the four USB 2.0 test modes defined for High-speed functions. The test modes are entered by writing to the TestMode register (address 0Fh). A test mode is usually requested by the host sending a SET_FEATURE request to Endpoint 0. When the software receives the request, it should wait until the Endpoint 0 transfer has completed (when it receives the Endpoint 0 interrupt indicating that the status phase has completed) then write to the TestMode register.

NOTE: These test modes have no purpose in normal operation.

20.11.1 TESTMODETEST_SE0_ NAK

To enter the Test_SE0_NAK test mode, the software should set the Test_SE0_NAK bit by writing 6'h01 to the TestMode register. The CORE will then go into a mode in which it responds to any valid IN token with a NAK.

20.11.2 TESTMODETEST J

To enter the Test_J test mode, the software should set the Test_J bit by writing 6'h02 to the TestMode register. The CORE will then go into a mode in which it transmits a continuous J on the bus.

20.11.3 TESTMODETEST_K

To enter the Test_K test mode, the software should set the Test_K bit by writing 6'h04 to the TestMode register. The CORE will then go into a mode in which it transmits a continuous K on the bus.

20.11.4 TESTMODETEST _ PACKET

To execute the Test_Packet test, the software should first write the standard test packet (shown below) to the Endpoint 0 FIFO and set the InPktRdy bit in the CSR0 register (D1). It should then write 6'h08 to the TestMode register to enter Test_Packet test mode.

The 53 byte test packet to load is as follows (all bytes in hex). The test packet only has to be loaded once, the CORE will keep re-sending the test packet without any further intervention from the software.

00 00 00 00 00 00 00 00 00 AA AA AA AA AA AA AA AA EE EE EE EE EE EE EE FE FF FF FF FF FF FF FF FF FF FF BF DF EF F7 FB FD FC 7E BF DF EF F7 FB FD 7E

This data sequence is defined in *Universal Serial Bus Specification* Revision 2.0.



21 MultiMediaCard/Secure Digital Controller

21.1 Overview

The MultiMediaCard (MMC) is a universal low cost data storage and communication media that is designed to cover a wide area of applications such as electronic toys, organizers, PDAs, smart phones, and so on. The MMC communication is base on an advanced 7 pin serial bus designed to operate in a low voltage range, at medium speed (20 Mbps).

The Secure Digital (SD) card is an evolution of MMC, with an additional 2 pins and the same form factors. It is specifically designed to meet the security, capacity, performance, and environmental requirements inherent in newly emerging audio and video consumer electronic devices. The physical form factor, pin assignment, and data transfer protocol are forward compatible with the MultiMediaCard with some additions. An SD card can be categorized as SD memory or SD I/O card, commonly known as SDIO. A memory card invokes a copyright protection mechanism that complies with the security of the SDMI standard and is faster and capable of higher memory capacity. The SDIO card provides high-speed data I/O with low-power consumption for mobile electronic devices.

Features of the MultimediaCard/Secure Digital Controller include the following:

- Fully compatible with the MMC System Specification version 3.3
- Fully compatible with the SD Memory Card Specification 1.01 and SD I/O Specification 1.0 with 1 command channel and 4 data channels
- 20-80 Mbps maximum data rate
- Built-in programmable frequency divider for MMC/SD bus
- Maskable hardware interrupt for SDIO interrupt, internal status and FIFO status
- 16-entry x 32-bit built-in data FIFO
- Password protection of cards
- Multi-SD function support including multiple I/O and combined I/O and memory
- Up to 7 I/O functions plus one memory supported on single SDIO card
- IRQ supported enable card to interrupt MMC/SD controller
- Single or multi block access to the card including erase operation
- Stream access to the card
- Supports SDIO read wait, interrupt detection during 1-bit or 4-bit access
- The maximum block length is 2048 bytes



21.2 Block Diagram

MMC/SD Controller Block Diagram




Figure 21-1 MMC/SD Controller Block Diagram



21.3 MMC/SD Controller Signal I/O Description

The MMC and SD cards are 7- or 9- pin cards that operate as external memory storage. The pin assignment and form factor are shown in Table 22-1.

Pin SD card Form factor and pinout MMC card number 1-bit mode 4-bit mode 1 Not Used Reserved Data Line [Bit 3] 2 Command/Response (CMD) 3 Supply Voltage Ground (Vss1) 4 Supply Voltage (Vdd) 8 5 Clock (CLK) 6 Supply Voltage Ground (Vss2) 7 Data Line [Bit 0] 8 Interrupt (IRQ) Data Line [Bit 1] or 24 mm Interrupt (IRQ) These pins appear 9 ReadWait(RW) Data Line [Bit 2] or on the SD card only ReadWait (RW)

Table 21-1 MMC/SD Controller Signal Description

MSC and the card communication over the CMD and DATA line is base on command and data bit streams which are initiated by a start bit and terminated by a stop bit.

Command: a command is a token, which starts an operation. A command is sent from MSC either to a single card (addressed command) or to all connected cards (broadcast command). A command is transferred serially on the CMD line. Each command token is preceded by a start bit ('0') and succeeded by an end bit ('1'). The total length is 48 bits and protected by CRC bits.

Bit position	47	46	[45 : 40]	[39 : 8]	[7 : 1]	0
Width (bits)	1	1	6	32	7	1
Value	0	1	Х	Х	х	1
Description	Start bit	Transmissio n bit	Command index	argument	CRC7	End bit

Table 21-2 Command Token Format

Response: a response is a token which is sent from an addressed card, or (synchronously) from all connected cards, to MSC as an answer to a previously received command. A response is transferred serially on the CMD line. Response tokens have varies coding schemes depending on their content.



Data: data can be transferred from the card to MSC or vice versa. Data is transferred via the data line. Data transfers to/from the SD Memory Card are done in blocks. Data blocks always succeeded by CRC bits. Single and multiple block operations are defined. Note that the Multiple Block operation mode is better for faster write operation. A multiple block transmission is terminated when a stop command follows on the CMD line. Data transfer can be configured by the MSC to use single or multiple data lines.

Table 21-3 MMC/SD Data Token Format

Description	Start bit	Data	CRC16	End bit
Stream Data	0	X	no CRC	1
Block Data	0	X	Х	1



21.4 Register Description


The MMC/SD controller is controlled by a set of registers that the application configures before every operation. Table 22-4 lists all the MSC registers.

Table 21-4 MMC/SD Controller Registers Description

Name	RW	Reset Value	Address	Access Size
MSC_STRPCL	W	0x0000	0x10021000	16
MSC_STAT	R	0x00000040	0x10021004	32
MSC_CLKRT	RW	0x0000	0x10021008	16
MSC_CMDAT	RW	0x00000000	0x1002100C	32
MSC_RESTO	RW	0x40	0x10021010	16
MSC_RDTO	RW	0xFFFF	0x10021014	16
MSC_BLKLEN	RW	0x0000	0x10021018	16
MSC_NOB	RW	0x0000	0x1002101C	16
MSC_SNOB	R	0x????	0x10021020	16
MSC_IMASK	RW	0x00FF	0x10021024	16
MSC_IREG*1	RW	0x0000	0x10021028	16
MSC_CMD	RW	0x00	0x1002102C	8
MSC_ARG	RW	0x00000000	0x10021030	32
MSC_RES	R	0x????	0x10021034	16
MSC_RXFIFO	R	0x???????	0x10021038	32
MSC_TXFIFO	W	0x???????	0x1002103C	32

NOTE:

21.4.1 Start/stop MMC/SD clock Register (MSC_STRPCL)



^{*1:} Writing MSC_IREG is used to clear interrupt source and only three interrupt sources can be cleared by this way.



Bits	Name	Description	RW
15:8	Reserved		R
7	EXIT_MULTIPLE	If CMD12 or CMD52 (I/O abort) is to be sent to terminate	W
		multiple block read/write in advance, set this bit to 1.	
		0: No effect	
		1: Exit from multiple block read/write	
6	EXIT_TRANSFER	Only used for SDIO suspend/resume and MMC stream	W
		read.	
		For SDIO, after suspend is accepted, set this bit with 1.	
		For MMC, after the expected numbers of data are received,	
		set this bit with 1.	
		0: No effect	
		1: Exit from multiple block read/write after suspend is	
		accepted, or exit from stream read	
5	START_READWAIT	Only used for SDIO ReadWait. Start the ReadWait cycle.	W
		0: No effect	
		1: Start ReadWait	
4	STOP_READWAIT	Only used for SDIO ReadWait. Stop the ReadWait cycle.	W
		0: No effect	
		1: Start ReadWait	
3	RESET	Resets the MMC/SD controller.	W
		0: No effect	
		1: Reset the MMC/SD controller	
2	START_OP	This bit is used to start the new operation. When starting the	W
		clock, this bit can be 1. When stopping the clock, this bit can	
		only be 0.	
		0: Do nothing	
		1: Start the new operation	
1:0	CLOCK_CONTROL	These bits are used to start or stop clock.	W
		00: Do nothing	
		01: Stop MMC/SD clock	
		10: Start MMC/SD clock	
		11: Reserved	



21.4.2 MSC Status Register (MSC_STAT)

	MS	SC_	ST	ΑT																									0 x	100	210	04
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								Događa	D -								IS_RESETTING	SDIO_INT_ACTIVE	PRG_DONE	DATA_TRAN_DONE	END_CMD_RES	DATA_FIFO_AFULL	IS_READWAIT	CLK_EN	DATA_FIFO_FULL	DATA_FIFO_EMPTY	CRC_RES_ERR	CRC_READ_ERROR	CRC WRITE ERROR		TIME_OUT_RES	TIME_OUTREAD
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Bits	Name	Description	RW
31:16	Reserved		R
15	IS_RESETTING	MSC is resetting after power up or MSC_STRPCL[RESET]	R
		is written with 1.	
		0: Reset has been finished	
		1: Reset has not been finished	
14	SDIO_INT_ACTIVE	Indicates whether an interrupt is detected at the SD I/O	R
		card. A separate acknowledge command to the card is	
		required to clear this interrupt.	
		0: No interrupt detected	
		1: The interrupt from SDIO is detected	
13	PRG_DONE	Indicates whether card has finished programming.	R
		0: Card has not finished programming and is busy	
		1: Card has finished programming and is not busy	
12	DATA_TRAN_DONE	Indicates whether data transmission to card has	R
		completed.	
		0: Data transmission to card has not completed	
		1: Data transmission to card has completed	
11	END_CMD_RES	End command-response sequence or command	R
		sequence.	
		0: Command and response/no-response sequence has not	
		completed	
		1: Command and response/no-response sequence has	
		completed	
10	DATA_FIFO_AFULL	Indicates whether data FIFO is almost full (The number of	R
		words >= 15). For reading data from card, use this bit.	
		0: Data FIFO is not full	
		1: Data FIFO is full	
9	IS_READWAIT	Indicates whether SDIO card has entered ReadWait State.	R




	O. Card has not outer DandWeit	
		_
CLK_EN		R
	1: Clock is on	
DATA_FIFO_FULL	Indicates whether data FIFO is full. For reading data from	R
	card, do not use this bit, because it almost keeps to be 0.	
	0: Data FIFO is not full	
	1: Data FIFO is full	
DATA_FIFO_EMPTY	Indicates whether data FIFO is empty.	R
	0: Data FIFO is not empty	
	1: Data FIFO is empty	
CRC_RES_ERR	Response CRC error.	R
	0: No error on the response CRC	
	1: CRC error occurred on the response	
CRC_READ_ERROR	CRC read error.	R
	0: No error on received data	
	1: CRC error occurred on received data	
CRC_WRITE_ERROR	CRC write error.	R
	00: No error on transmission of data	
	01: Card observed erroneous transmission of data	
	10: No CRC status is sent back	
	11: Reserved	
TIME_OUT_RES	Response time out.	R
	0: Card response has not timed out	
	1: Card response has time out	
TIME_OUT_READ	Read time out.	R
_ _	0: Card read data has not timed out	
	1: Card read data has timed out	
	DATA_FIFO_EMPTY CRC_RES_ERR CRC_READ_ERROR CRC_WRITE_ERROR TIME_OUT_RES	O: Clock is off 1: Clock is on DATA_FIFO_FULL Indicates whether data FIFO is full. For reading data from card, do not use this bit, because it almost keeps to be 0. O: Data FIFO is not full 1: Data FIFO is full DATA_FIFO_EMPTY Indicates whether data FIFO is empty. O: Data FIFO is not empty 1: Data FIFO is empty CRC_RES_ERR Response CRC error. O: No error on the response CRC 1: CRC error occurred on the response CRC_READ_ERROR CRC read error. O: No error on received data 1: CRC error occurred on received data CRC_WRITE_ERROR CRC write error. OO: No error on transmission of data O1: Card observed erroneous transmission of data 10: No CRC status is sent back 11: Reserved TIME_OUT_RES Read time out. O: Card response has not timed out TIME_OUT_READ Read time out. O: Card read data has not timed out




21.4.3 MSC Clock Rate Register (MSC_CLKRT)

The MSC_CLKRT register specifies the frequency division of the MMC/SD bus clock. The software is responsible for setting this register.



Bits	Name	Description	RW
15:3	Reserved		R
2:0	CLK_RATE	Clock rate.	WR
		000: CLK_SRC	
		001: 1/2 of CLK_SRC	
		010: 1/4 of CLK_SRC	
		011: 1/8 of CLK_SRC	
		100: 1/16 of CLK_SRC	
		101: 1/32 of CLK_SRC	
		110: 1/64 of CLK_SRC	
		111: 1/128 of CLK_SRC	

21.4.4 MMC/SD Command and Data Control Register (MSC_CMDAT)



Bits	Name	Description	RW
31:12	Reserved		R
11	IO_ABORT	Specifies the current command is used to abort data	WR
		transfer. Only used for SDIO.	

432




		0: Nothing	
		1: The current command is used to abort transfer	
10:9	BUS_WIDTH	Specifies the width of the data bus.	WR
	_	00: 1-bit	
		01: Reserved	
		10: 4-bit	
		11: Reserved	
8	DMA_EN	DMA mode enables. When DMA mode is used, this bit is	WR
	_	also a mask on RXFIFO_RD_REQ and	
		TXFIFO_WR_REQ interrupts.	
		0: Program I/O	
		1: DMA mode	
7	INIT	80 initialization clocks.	W
		0: Do not precede command sequence with 80 clocks	
		1: Precede command sequence with 80 clocks	
6	BUSY	Specifies whether a busy signal is expected after the	WR
		current command. This bit is for no data	
		command/response transactions only.	
		0: Not expect a busy signal	
		1: Expects a busy signal. If the response is R1b, then set it	
5	STREAM_BLOCK	Stream mode.	WR
	_	0: Data transfer of the current command sequence is not in	
		stream mode	
		1: Data transfer of the current command sequence is in	
		stream mode	
4	WRITE_READ	Specifies that the data transfer of the current command is	WR
		a read or write operation.	
		0: Specifies that the data transfer of the current command	
		is a read operation	
		1: Specifies that the data transfer of the current command	
		is a write operation	
3	DATA_EN	Specifies whether the current command includes a data	WR
		transfer. It is also used to reset RX_FIFO and TX_FIFO.	
		0: No data transfer with current command	
		1: Has data transfer with current command. It is also used	
		to reset RX_FIFO and TX_FIFO	
2:0	RESPONSE_FORMAT	These bit specify the response format for the current	WR
		command.	
		000: No response	
		001: Format R1 and R1b	
		010: Format R2	
		011: Format R3	
		100: Format R4	




	101: Format R5	
	110: Format R6	
	111: Reserved	

21.4.5 MMC/SD Response Time Out Register (MSC_RESTO)



Bits	Name Description				
15:8	Reserved		R		
7:0	RES_TO	Specifies the number of MSC_CLK clock counts between the command	WR		
		and when the MMC/SD controller turns on the time-out error for the			
		received response. The default value is 64.			


21.4.6 MMC/SD Read Time Out Register (MSC_RDTO)



Bits	Name	Description	RW
15:0	READ_TO	Specifies the number of clocks between the command and when the	WR
		MMC/SD host controller turns on the time-out error for the received	
		data. The unit is CLK_SRC / 256.	




21.4.7 MMC/SD Block Length Register (MSC_BLKLEN)



Bits	Name	Description	RW
15:12	Reserved		R
11:0	BLK_LEN	Specifies the number of bytes in a block, and is normally set to 0x200	WR
		for MMC/SD data transactions. The value Specified in the cards	
		CSD.	

21.4.8 MSC/SD Number of Block Register (MSC_NOB)



Bits	Name	Description	RW
15:0	NOB	Specifies the number of blocks in a data transfer. One block is a	WR
		possibility.	

21.4.9 MMC/SD Number of Successfully-transferred Blocks Register (MSC_SNOB)


In block mode, the MSC_SNOB register records the number of successfully transferred blocks. If the last block has CRC error, this register also summaries it. It is used to query blocks for multiple block transfer.

	MSC_SNOB						0x10021020										
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								MS	C_	SN	ОВ						
RST		?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	RW
15:0	MSC_SNOB	Specify the number of successfully transferred blocks for a multiple	R
		block transfer.	



21.4.10 MMC/SD Interrupt Mask Register (MSC_IMASK)




Bits	Name	Description	RW
15:8	Reserved		R
7	SDIO	Mask the interrupt from the SD I/O card.	WR
		0: Not masked	
		1: Masked	
6	TXFIFO_WR_REQ	Mask the Transmit FIFO write request interrupt.	WR
		0: Not masked	
		1: Masked	
5	RXFIFO_RD_REQ	Mask the Receive FIFO read request interrupt.	WR
		0: Not masked	
		1: Masked	
4:3	Reserved		R
2	END_CMD_RES	Mask the End command response interrupt.	WR
		0: Not masked	
		1: Masked	
1	PRG_DONE	Mask the Programming done interrupt.	WR
		0: Not masked	
		1: Masked	
0	DATA_TRAN_DONE	Mask the Data transfer done interrupt.	WR
		0: Not masked	
		1: Masked	

21.4.11 MMC/SD Interrupt Register (MSC_IREG)

The MSC_IREG register shows the currently requested interrupt. The FIFO request interrupts, TXFIFO_WR_REQ, and RXFIFO_RD_REQ are masked off with the DMA_EN bit in the MSC_CMDAT register. The software is responsible for monitoring these bit in program I/O mode.






Bits	Name	Description	RW
15:8	Reserved		R
7	SDIO	Indicates whether the interrupt from SDIO is detected.	R
		0: The interrupt from SDIO is not detected	
		1: The interrupt from SDIO is detected	
6	TXFIFO_WR_REQ	Transmit FIFO write request. Set if data FIFO becomes half	R
		empty (the number of words is < 8).	
		0: No Request for data Write to MSC_TXFIFO	
		1: Request for data write to MSC_TXFIFO	
5	RXFIFO_RD_REQ	Receive FIFO read request. Set if data FIFO becomes half	R
		full (the number of words is >= 8) or the entries in data FIFO	
		are the last read data.	
		0: No Request for data read from MSC_RXFIFO	
		1: Request for data read from MSC_RXFIFO	
4:3	Reserved		R
2	END_CMD_RES	Indicates whether the command/response sequence has	WR
		been finished.	
		0: The command/response sequence has not been finished	
		1: The command/response sequence has bee finished	
		Write 1 to clear.	
1	PRG_DONE	Indicates whether card has finished programming.	WR
		0: Card has not finished programming and is busy	
		1: Card has finished programming and is no longer busy	
		Write 1 to clear.	
0	DATA_TRAN_DONE	Indicates whether data transfer is done. Note that for stream	WR
		read/write, only when CMD12 (STOP_TRANS) has been	
		sent, is this bit set.	
		0: Data transfer is not complete	
		1: Data transfer has completed or an error has occurred	
		Write 1 to clear.	




21.4.12 MMC/SD Command Index Register (MSC_CMD)



Bits	Name	Description	RW
7:6	Reserved		R
5:0	CMD_INDEX	Specifies the command index to be executed.	WR

21.4.13 MMC/SD Command Argument Register (MSC_ARG)




Bits	Name	Description	RW
31:0	ARG	Specifies the argument for the current command.	WR

21.4.14 MMC/SD Response FIFO Register (MSC_RES)

The read-only MMC/SD Response FIFO register (RES_FIFO) holds the response sent back to the MMC/SD controller after every command. The size of this FIFO is 8 x 16-bit. The RES FIFO does not contain the 7-bit CRC for the response. The Status for CRC checking and response time-out status is in the status register, MSC_STAT.

The first halt-word read from the response FIFO is the most significant halt-word of the received response.




Bits	Name	Description	RW
15:0	DATA	Contains the response to every command that is sent by the MMC/SD	R



controller. The size of	this FIFO register is 8 x 16-bit.	
-------------------------	-----------------------------------	--

21.4.15 MMC/SD Receive Data FIFO Register (MSC_RXFIFO)


The MSC_RXFIFO is used to read the data from a card. It is read-only to the software, and is read on 32-bit boundary. The size of this FIFO is 16 x 32-bit.



Bits	Name	Description	RW
31:0	DATA	One word of read data. The size of this FIFO is 16 x 32-bit.	R

21.4.16 MMC/SD Transmit Data FIFO Register (MSC_TXFIFO)

The MSC_TXFIFO is used to write the data to a card. It is write-only to the software, and is written on 32-bit boundary. The size of this FIFO is 16 x 32-bit.



Bits	Name	Description	RW
31:0	DATA	One word of write data. The size of this FIFO is 16 x 32-bit.	W



21.5 MMC/SD Functional Description

All communication between system and cards is controlled by the MSC. The MSC sends commands of two type: broadcast and addressed (point-to-point) commands.

Broadcast commands are intended for all cards, command like "Go_Idle_State", "Send_Op_Cond", "All_send_CID" and "Set_relative_Addr" are using way of broadcasting. During Broadcast mode, all cards are in open-drain mode, to avoid bus contention.

After Broadcast commands "Set_relative_Addr" issue, cards are enter standby mode, and Addressed command will be used from now on, in this mode, CMD/DAT will return to push-pull mode, to have maximum driving for maximum operation frequency.

The MMC and the SD are similar product. Besides the 4x bandwidth and the built-in encryption, they are being programmed similarly.

The MMC/SD controller (MSC) is the interface between the software and the MMC/SD bus. It is responsible for the timing and protocol between the software and the MMC/SD bus. It consists of control and status registers, a 16-bit response FIFO that is 8 entries deep, and one 32-bit receive/transmit data FIFOs that are 16 entries deep. The registers and FIFOs are accessible by the software.

MSC also enable minimal data latency by buffering data and generating and checking CRCs.

21.5.1 MSC Reset

The MMC/SD controller (MSC) can be reset by a hardware reset or software reset. All registers and FIFO controls are set to their default values after any reset.

21.5.2 MSC Card Reset

The command Go_Idle_State, CMD0 is the software reset command for MMC and SD Memory Card, and sets each card into Idle State regardless of the current card state; while in SDIO card, CMD52 is used to write IO reset in CCCR. The cards are initialized with a default relative card address (RCA=0x0000) and with a default driver stage register setting (lowest speed, highest driving current capability).

21.5.3 Voltage Validation

All cards shall be able to establish communication with the host using any operation voltage in the maximal allowed voltage range specified in this standard. However, the support minimum and maximum values for Vdd are defined in Operation Conditions register (OCR) and many not cover the whole range. Cards that store the CID and CSD data in the payload memory would be able to communicate these information only under data transfer Vdd conditions. That means if host and card



have non compatible Vdd ranges, the card will not be able to complete the identification cycle, nor to send CSD data.

Therefore, a special command Send_Op_cont (CMD1 for MMC), SD_Send_Op_Cont (CMD41 for SD Memory) and IO_Send_Op_Cont (CMD5 for SDIO) are designed to provide a mechanism to identify and reject cards which do not match the Vdd range desired by the host. This is accomplished by the host sending the required Vdd voltage window as the operand of this command. Cards which can not perform data transfer in the specified range must discard themselves from further bus operations and go into Inactive State. By omitting the voltage range in the command, the host can query each card and determine the common voltage range before sending out-of-range cards into the Inactive State. This query should be used if the host is able to select a common voltage range or if a notification to the application of non usable cards in the stack is desired.

21.5.4 Card Registry

Card registry on MCC and SD card are different.

For SD card, Identification process start at clock rate Fod, while CMD line output drives are push-pull drivers instead of open-drain. After the bus is activated the host will request the cards to send their valid operation conditions. The response to ACMD41 is the operation condition register of the card. The same command shall be send to all of the new cards in the system. Incompatible cards are sent into Inactive State. The host then issue the command All_Send_CID (CMD2) to each card and get its unique card identification (CID) number. Card that is unidentified, that is, which is in Ready State, send its CID number as the response. After the CID was sent by the card it goes into Identification State. Thereafter, the host issues Send_Relative_Addr (CMD3) asks the card to publish a new relative card address (RCA), which is shorter that CID and which will be used to address the card in the future data transfer mode. Once the RCA is received the card state changes to the Stand-by State. At this point, if the host wants that the card will have another RCA number, it may ask the card to publish a new number by sending another Send_Relative_Addr command to the card. The last published RCA is the actual RCA of the card. The host repeats the identification process, that is, the cycles with CMD2 and CMD3 for each card in the system.

In MMC, the host starts the card identification process in open-drain mode with the identification clock rate Fod. The open drain driver stages on the CMD line allow parallel card operation during card identification. After the bus is actived the host will request the cards to send their valid operation conditions (CMD1). The response to CMD1 is the 'wired or' operation on the condition restrictions of all cards in the system. Incompatible cards are sent into Inactive State. The host then issues the broadcast command All_Send_CID (CMD2), asking all cards for their unique card identification (CID) number. All unidentified cards, that is, those which are in Ready State, simultaneously start sending their CID numbers serially, while bit-wise monitoring their outgoing bitstream. Those cards, whose outgoing CID bits do not match the corresponding bits on the command line in any one of the bit periods stop sending their CID immediately and must wait for the next identification cycle. Since CID is unique for each card, only one card can be successfully send its full CID to the host. This card then



goes into Identification State. Thereafter, the host issues Set_Relative_Addr (CMD3) to assign to this card a relative card address (RCA). Once the RCA is received the card state changes to the Stand-by State, and the card does not react to further identification cycles, and its output switches from open-drain to push-pull. The host repeat the process, that is CM2 and CMD3, until the host receive time-out condition to recognize completion of the identification process.

21.5.5 Card Access

21.5.5.1 Block Access, Block Write and Block Read

During block write (CMD24-27) one or more blocks of data are transferred from the host to the card with a CRC appended to the end of each block by the host. A card supporting block write shall always be able to accept a block of data defined by WRITE_BL_LEN. If the CRC fails, the card shall indicate the failure on the DAT line; the transferred data will be discarded and not written, and all further transmitted blocks (in multiple block write mode) will be ignored.

Programming of the CID and CSD registers does not require a previous block length setting. The transferred data is also CRC protected. If a part of the CSD or CID register is stored in ROM, then this unchangeable part must match the corresponding part of the receive buffer. If this match fails, then the card will report an error and not change any register contents. Some cards may require long and unpredictable times to write a block of data. After receiving a block of data and completing the CRC check, the card will begin writing and hold the DAT line low if its write buffer is full and unable to accept new data from a new WRITE_BLOCK command. The host may poll the status of the card with a SEND_STATUS command (CMD13) at any time, and the card will respond with its status. The status bit READY_FOR_DATA indicates whether the card can accept new data or whether the write process is still in progress). The host may deselect the card by issuing CMD7 (to select a different card) which will displace the card into the Disconnect State and release the DAT line without interrupting the write operation. When reselecting the card, it will reactivate busy indication by pulling DAT to low if programming is still in progress and the write buffer is unavailable.

Block read is similar to stream read, except the basic unit of data transfer is a block whose maximizes is defined in the CSD (READ_BL_LEN). If READ_BL_PARTIAL is set, smaller blocks whose starting and ending address are entirely contained within one physical block (as defined by READ_BL_LEN) may also be transmitted. Unlike stream read, a CRC is appended to the end of each block ensuring data transfer integrity. CMD17 (READ_SINGLE_BLOCK) initiates a block read and after completing the transfer, the card returns to the Transfer state. CMD18 (READ_MULTIPLE_BLOCK) starts a transfer of several consecutive blocks. Blocks will be continuously transferred until a stop command is issued. If the host uses partial blocks whose accumulated length is not block aligned and block misalignment is not allowed, the card shall detect a block misalignment at the beginning of the first mis-aligned block, set the ADDRESS_ERROR error bit in the status register, abort transmission and wait in the Data State for a stop command.



21.5.5.2 Stream Access, Stream Write and Stream Read (MMC Only)

Stream write (CMD20) starts the data transfer from the host to the card beginning from the starting address until the host issues a stop command. Since the amount of data to be transferred is not determined in advance, CRC can not be used. If the end of the memory range is reached while sending data and no stop command has been sent by the host, all further transferred data is discarded.

There is a stream oriented data transfer controlled by READ_DAT_UNTIL_STOP (CMD11). This command instructs the card to send its payload, starting at a specified address, until the host sends a STOP_TRANSMISSION command (CMD12). The stop command has execution delay due to the serial command transmission. The data transfer stops after the end bit of the stop command. If the end of the memory range is reached while sending data and no stop command has been sent yet by the host, the contents of the further transferred payload is undefined.

21.5.5.3 Erase, Group Erase and Sector Erase (MMC Only)

It is desirable to erase many sectors simultaneously in order to enhance the data throughput. Identification of these sectors is accomplished with the TAG_* commands. Either an arbitrary set of sectors within a single erase group, or an arbitrary selection of erase groups may be erase at one time, but not both together. That is, the unit of measure for determining an erase is either a sector or an erase group. If a set of sectors must be erased, all selected sectors must lie within the same erase group. To facilitate selection, a first command with the starting address is followed by a second command with the final address, and all sectors (or groups) within this range will be selected for erase.

21.5.5.4 Wide Bus Selection/Deselection

Wide Bus (4 bit bus width) operation mode may be selected / deselected using ACMD6. The default bus width after power up or GO_IDLE (CMD0) is 1 bit bus width. ACMD6 command is valid in 'trans state' only. That means the bus width may be changed only after a card was selected (CMD7).

21.5.6 Protection Management

Three write protect methods are supported in the host for Cards, Card internal write protect (Card's responsibility), Mechanical write protect switch (Host responsibility only) and Password protection card lock operation.

21.5.6.1 Card Internal Write Protection

Card data may be protected against either erase or write. The entire card may be permanently write protected by the manufacturer or content provider by setting the permanent or temporary write protect bits in the CSD. For cards which support write protection of groups of sectors by setting the WP_GRP_SIZE sectors as specified in the CSD), and the write protection may be changed by the application. The SET_WRITE_PROT command sets the write protection of the addressed



write-protect group, and the CLR_WRITE_PROT command clears the write protection of the addressed write-protect group.

The SEND_WRITE_PROT command is similar to a single block read command. The card shall send a data block containing 32 write protection bits (representing 32 write protect groups starting at the specified address) followed by 16 CRC bits. The address field in the write protect commands is a group address in byte units. The card will ignore all LSB's below the group size.

21.5.6.2 Mechanical write protect switch

A mechanical sliding tablet on the side of the card will be used by the user to indicate that a given card is write protected or not. If the sliding tablet is positioned in such a way that the window is open that means the card is write protected. If the window is close the card is not write protected.

A proper, matched, switch on the socket side will indicated to the host that the card is write protected or not. It is the responsibility of the host to protect the card. The position of the write protect switch is un-known to the internal circuitry of the card.

21.5.6.3 Password Protect

The password protection feature enables the host to lock a card while providing a password, which later will be used for unlocking the card. The password and its size is kept in an 128-bit PWD and 8-bit PWD_LEN registers, respectively. These registers are non-volatile so that a power cycle will not erase them.

Locked cards respond to (and execute) all commands in the basic command class (class 0) and "lock card" command class. Thus the host is allowed to reset, initialize, select, query for status, etc., but not to access data on the card. If the password was previously set (the value of PWD_LEN is not 0) will be locked automatically after power on. Similar to the existing CSD and CID register write commands the lock/unlock command is available in "trans_state" only. This means that it does not include an address argument and the card must be selected before using it. The card lock/unlock command has the structure and bus transaction type of a regular single block write command. The transferred data block includes all the required information of the command (password setting mode, PWD itself, card lock/unlock etc.). The following table describes the structure of the command data block.

Table 21-5 Command Data Block Structure

Byte#	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0	Rsv	Rsv	Rsv	Rsv	ERASE	LOCK_UNLOCK	CLR_PWD	SET_PWD	
1	PWDS_LEN								
2	Password Data								



PWDS_LEN	
+ 1	

ERASE – 1: Defines Forced Erase Operation (all other bits shall be 0) and only the command byte is sent

LOCK/UNLOCK – 1=Locks the card. 0=Unlock the card (note that it is valid to set this bit together with SET_PWD but it is not allowed to set it together with CLR_PWD).

CLR PWD - 1=Clears PWD.

SET_PWD – 1=Set new password to PWD.

PWD_LEN: Defines the following password length (in bytes).

PWD: The password (new or currently used depending on the command).

The data block size shall be defined by the host before it send the card lock/unlock command. This will allow different password sizes.

The following paragraphs define the various lock/unlock command sequences:

Lock command sequences:

- 1 Setting the Password.
 - a Select a card (CMD7), if not previously selected already.
 - b Define the block length (CMD16), given by the 8bit card lock/unlock mode, the 8 bits password size (in bytes), and the number of bytes of the new password. In case that a password replacement is done, then the block size shall consider that both passwords, the old and the new one, are sent with the command.
 - c Send Card Lock/Unlock command with the appropriate data block size on the data line including 16-bit CRC. The data block shall indicate the mode (SET_PWD), the length (PWD_LEN) and the password itself. In case that a password replacement is done, then the length value (PWD_LEN) shall include both passwords, the old and the new one, and the PWD field shall include the old password (currently used) followed by the new password.
 - d In case that the sent old password is not correct (not equal in size and content) then LOCK_UNLOCK_FAILED error bit will be set in the status register and the old password does not change. In case that PWD matches the sent old password then the given new password and its size will be saved in the PWD and PWD_LEN fields, respectively.

Note that the password length register (PWD_LEN) indicates if a password is currently set. When it equals 0 there is no password set. If the value of PWD_LEN is not equal to zero the card will lock itself after power up. It is possible to lock the card immediately in the current power session by setting the LOCK/UNLOCK bit (while setting the password) or sending additional command for card lock.

- 2 Reset the password.
 - Select a card (CMD7), if not previously selected already.
 - b Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit



- password size (in bytes), and the number of bytes of the currently used password.
- c Send the card lock/unlock command with the appropriate data block size on the data line including 16-bit CRC. The data block shall indicate the mode CLR_PWD, the length (PWD_LEN) and the password (PWD) itself (LOCK/UNLOCK bit is don't care). If the PWD and PWD_LEN is set to 0. If the password is not correct then the LOCK_UNLOCK_FAILED error bit will be set in the status register.

3 Locking a card.

- a Select a card (CMD7), if not previously selected already.
- b Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of currently used password.
- c Send the card lock/unlock command with the appropriate data block size on the data line including 16-bit CRC. The data block shall indicate the mode LOCK, the length (PWD LEN) and the password (PWD) itself.

If the PWD content equals to the sent password then the card will be locked and the card-locked status bit will be set in the status register. If the password is not correct then LOCK UNLOCK FAILED error bit will be set in the status register.

Note that it is possible to set the password and to lock the card in the same sequence. In such case the host shall perform all the required steps for setting the password (as described above) including the bit LOCK set while the new password command is sent. If the password was previously set (PWD_LEN is not 0), then the card will be locked automatically after power on reset. An attempt to lock a locked card or to lock a card that does not have a password will fail and the LOCK_UNLOCK_FAILED error bit will be set in the status register.

Unlock command sequences:

- Unlocking the card.
 - a Select a card (CMD7), if not previously selected already.
 - b Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the currently used password.
 - c Send the card lock/unlock command with the appropriate data block size on the data line including 16-bit CRC. The data block shall indicate the mode UNLOCK, the length (PWD LEN) and the password (PWD) itself.

If the PWD content equals to the sent password then the card will be unlocked and the card-locked status bit will be cleared in the status register. If the password is not correct then the LOCK_UNLOCK_FAILED error bit will be set in the status register.

Note that the unlocking is done only for the current power session. As long as the PWD is not cleared the card will be locked automatically on the next power up. The only way to unlock the card is by clearing the password. An attempt to unlock an unlocked card will fail and LOCK_UNLOCK_FAILED error bit will be set in the status register.



2 Forcing Erase.

In case that the user forgot the password (the PWD content) it is possible to erase all the card data content along with the PWD content. This operation is called Forced Erase.

- a Select a card (CMD7), if not previously selected already.
- b Define the block length (CMD16) to 1 byte (8bit card lock/unlock command). Send the card lock/unlock command with the appropriate data block of one byte on the data line including 16-bit CRC. The data block shall indicate the mode ERASE (the ERASE bit shall be the only bit set).

If the ERASE bit is not the only bit in the data field then the LCOK_UNLOCK_FAILED error bit will be set in the status register and the erase request is rejected. If the command was accepted then ALL THE CARD CONTENT WILL BE ERASED including the PWD and PWD LEN register content and the locked card will get unlocked.

An attempt to force erase on an unlocked card will fail and LOCK_UNLOCK_FAILED error bit will be set in the status register.

21.5.7 Card Status

The response format R1 contains a 32-bit field named card status. This field is intended to transmit the card's status information (which may be stored in a local status register) to the host. If not specified otherwise, the status entries are always related to the previous issued command.

Table below defines the different entries of the status. The type and clear condition fields in the table are abbreviate as follows:

Type:

- E: Error bit.
- S: Status bit.
- R: Detected and set for the actual command response.
- X: Detected and set during command execution. The host must poll the card by issuing the status command in order to read these bits.

Clear Condition:

- A: According to the card current state.
- B: Always related to the previous command. Reception of a valid command will clear it (with a delay of one command).
- C: Clear by read.



Table 21-6 Card Status Description

Bits	Identifier	Туре	Description	Clear
31	OUT_OF_RAGE	ER	The command's argument was out of the allowed range for this card.	Condition
			0: No Error 1: Error	
30	ADDRESS_ERROR	ERX	A misaligned address which did not match the block length was used in the command. 0: No Error 1: Error	С
29	BLOCK_LEN_ERROR	ER	The transferred block length is not allowed for this, or the number of transferred bytes does not match the block length. 0: No Error 1: Error	С
28	ERASE_SEQ_ERROR	ER	An error in the sequence of erase commands occurred. 0: No Error 1: Error	С
27	ERASE_PARAM	EX	An invalid selection of sectors or groups for erase occurred. 0: No Error 1: Error	С
26	WP_VIOLATION	ERX	Attempt to program a write protected block. 0: No Protected 1: Protected	С
25	CARD_IS_LOCKED	SX	When set, signals that the card is locked by the host. 0: Card unlocked 1: Card locked	A
24	LOCK_UNLOCK_FAILED	ERX	Set when a sequence or password error has been detected in lock/unlock card command or if there was an attempt to access a locked card. 0: No Error 1: Error	С



00	COM CDC EDDOD	D	The CDC sheets of the receives	Б
23	COM_CRC_ERROR	ER	The CRC check of the previous	В
			command failed.	
			0: No Error	
			1: Error	
22	ILLEGAL_COMMAND	ΕR	Command not legal for the card	В
			state.	
			0: No Error	
			1: Error	
21	CARD_ECC_FAILED	ΕX	Card internal ECC was applied but	С
			failed to correct the data.	
			0: normal	
			1: failure	
20	CC_ERROR	ERX	Internal card controller error.	С
			0: No Error	
			1: Error	
19	ERROR	ERX	A general or an unknown error	С
			occurred during the operation.	
			0: No Error	
			1: Error	
18	UNDERRUN	ΕX	The card could not sustain data	С
			transfer in stream read mode.	
			0: No Error	
			1: Error	
17	OVERRUN	ΕX	The card could not sustain data	С
			programming in stream write mode.	_
			0: No Error	
			1: Error	
16	CID/CSD_OVERWRITE	ERX	Can be either one of the following	С
'	OID/OOD_OVERWINIE	LIVA	errors.	9
			0: No Error	
15	WD EDACE OKID	C V	1: Error	0
15	WP_ERASE_SKIP	SX	Only partial address space was	С
			erased due to existing write	
			protected blocks.	
			0: No Protected	
		.= -	1: Protected	_
14	CARD_ECC_DISABLED	SX	The command has been executed	Α
			without using the internal ECC.	
			0: enabled	
			1: disabled	



before executing because an out of erase sequence command was received. 0: normal 1: set 12:9 CURRENT_STATE S X The state of the card when receiving the command. If the command execution causes a state change, it will be visible to the host in the response to the next command. The four bits are interpreted as binary coded number between 0 and 15. 0: idle 1: ready 2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved	13	EDACE DECET	SR	An areas seguence was decred	С
erase sequence command was received. 0: normal 1: set 12:9 CURRENT_STATE S X The state of the card when receiving the command. If the command execution causes a state change, it will be visible to the host in the response to the next command. The four bits are interpreted as binary coded number between 0 and 15. 0: idle 1: ready 2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved	13	ERASE_RESEI	3 K	•	C
received. 0: normal 1: set 12:9 CURRENT_STATE S X The state of the card when receiving the command. If the command execution causes a state change, it will be visible to the host in the response to the next command. The four bits are interpreted as binary coded number between 0 and 15. 0: idle 1: ready 2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved - 5 APP_CMD S R The card will expect ACMD, or indication that the command has been interpreted as ACMD. 0: Disable 1: Enable				_	
0: normal 1: set 12:9 CURRENT_STATE S X The state of the card when receiving the command. If the command execution causes a state change, it will be visible to the host in the response to the next command. The four bits are interpreted as binary coded number between 0 and 15. 0: idle 1: ready 2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved - 5 APP_CMD S R The card will expect ACMD, or indication that the command has been interpreted as ACMD. 0: Disable 1: Enable					
1: set 12:9 CURRENT_STATE S X The state of the card when receiving the command. If the command execution causes a state change, it will be visible to the host in the response to the next command. The four bits are interpreted as binary coded number between 0 and 15. 0: idle 1: ready 2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved - 5 APP_CMD S R The card will expect ACMD, or indication that the command has been interpreted as ACMD. 0: Disable 1: Enable					
The state of the card when receiving the command. If the command execution causes a state change, it will be visible to the host in the response to the next command. The four bits are interpreted as binary coded number between 0 and 15. 0: idle 1: ready 2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA SX Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved 5 APP_CMD SR The card will expect ACMD, or indication that the command has been interpreted as ACMD. 0: Disable 1: Enable					
the command. If the command execution causes a state change, it will be visible to the host in the response to the next command. The four bits are interpreted as binary coded number between 0 and 15. 0: idle 1: ready 2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA SX Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved					_
execution causes a state change, it will be visible to the host in the response to the next command. The four bits are interpreted as binary coded number between 0 and 15. 0: idle 1: ready 2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved	12:9	CURRENT_STATE	SX		В
will be visible to the host in the response to the next command. The four bits are interpreted as binary coded number between 0 and 15. 0: idle 1: ready 2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved - 5 APP_CMD S R The card will expect ACMD, or indication that the command has been interpreted as ACMD. 0: Disable 1: Enable					
response to the next command. The four bits are interpreted as binary coded number between 0 and 15. 0: idle 1: ready 2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved					
four bits are interpreted as binary coded number between 0 and 15. 0: idle 1: ready 2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved				will be visible to the host in the	
coded number between 0 and 15. 0: idle 1: ready 2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved				response to the next command. The	
0: idle 1: ready 2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved - 5 APP_CMD S R The card will expect ACMD, or indication that the command has been interpreted as ACMD. 0: Disable 1: Enable				· ·	
1: ready 2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved 5 APP_CMD S R The card will expect ACMD, or indication that the command has been interpreted as ACMD. 0: Disable 1: Enable				coded number between 0 and 15.	
2: ident 3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved 5 APP_CMD S R The card will expect ACMD, or indication that the command has been interpreted as ACMD. 0: Disable 1: Enable				0: idle	
3: stby 4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved				1: ready	
4: tran 5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved				2: ident	
5: data 6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved				3: stby	
6: rcv 7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved				4: tran	
7: prg 8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved				5: data	
8: dis (9 – 15): rsv 8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved				6: rcv	
8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved 5 APP_CMD S R The card will expect ACMD, or indication that the command has been interpreted as ACMD. 0: Disable 1: Enable				7: prg	
8 READY_FOR_DATA S X Corresponds to buffer empty signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved				8: dis	
signaling on the bus. 0: No Ready 1: Ready 7:6 Reserved				(9 – 15): rsv	
0: No Ready 1: Ready 7:6 Reserved 5 APP_CMD S R The card will expect ACMD, or indication that the command has been interpreted as ACMD. 0: Disable 1: Enable	8	READY_FOR_DATA	SX	Corresponds to buffer empty	Α
7:6 Reserved				signaling on the bus.	
7:6 Reserved				0: No Ready	
5 APP_CMD S R The card will expect ACMD, or indication that the command has been interpreted as ACMD. 0: Disable 1: Enable				1: Ready	
indication that the command has been interpreted as ACMD. 0: Disable 1: Enable	7:6	Reserved	-	-	-
indication that the command has been interpreted as ACMD. 0: Disable 1: Enable	5	APP_CMD	SR	The card will expect ACMD, or	С
0: Disable 1: Enable				indication that the command has	
0: Disable 1: Enable				been interpreted as ACMD.	
1: Enable				· ·	
4.0 Reserveu - -	4:0	Reserved	-	-	-

21.5.8 SD Status

The SD status contains status bits that are related to the SD card proprietary features and may be used for future application specific usage. The size of the SD status is one data block of 512bit. The content of this register is transmitted to the Host over the DAT bus along with 16-bit CRC. The SD status is sent to the host over the DAT bus if ACMD13 is sent (CMD55 followed with CMD13). ACMD13 can be sent to a card only in 'tran_state' (card is selected). SD status structure is described in below.



The same abbreviation for type and clear condition were used as for the Card Status above.

Table 21-7 SD Status Structure

Bits	Identifier	Туре	Description	Clear			
				Condition			
511:510	DAT_BUS_WIDTH	SR	Shows the currently defined	Α			
			data bus width that was defined				
			by SET_BUS_WIDTH				
			command.				
			00: 1 (default)				
			01: Reserved				
			10: 4 bit width				
			11: Reserved				
509	SECURED_MODE	SR	Card is in Secured Mode of	Α			
			operation.				
			00: Not in the Mode				
			10: In the mode				
508:496		Reserved.					
495:480	SD_CARD_TYPE	SR	All 0, is SD Memory cards.	Α			
479:448	SIZE_OF_PROTECTED_AREA	SR	Size of protected area.	А			
447:312		Re	served.				
311:0	Res	served fo	or manufacturer.				

21.5.9 SDIO

I/O access differs from memory in that the registers can be written and read individually and directly without a FAT file structure or the concept of blocks (although block access is supported). These registers allow access to the IO data, control of the IO function, and report on status or transfer I/O data to and from the host.

Each SDIO card may have from 1 to 7 functions plus one memory function built into it. A function is a self contained I/O device. I/O functions may be identical or completely different from each other. All I/O functions are organized as a collection of registers, and there is a maximum of 131,072 registers possible for each I/O function.

21.5.9.1 SDIO Interrupts

In order to allow the SDIO card to interrupt the host, and interrupt function is added to a pin on the SD interface. Pin number 8 which is used as DAT[1] when operating in the 4 bit SD mode is used to signal the card's interrupt to the host. The use of interrupt is optional for each card or function within a card. The SDIO interrupt is "level sensitive", that is, the interrupt line must be held active (low) until it is either recognized and acted upon by the host or de-asserted due to the end of the Interrupt Period.



Once the host has serviced the interrupt, it is cleared via an IO write to the appropriate bit in the CCCR. The interrupt output of all SDIO cards is active low. This host controller provides pull-up resistors on all data lines DAT[3:0].

As Pin 8 of the card is shared between the IRQ and DAT[1] use in the 4 bit SD mode, and interrupt shall only be sent by the card and recognized by the host during a specific time. The time that a low on Pin 8 will be recognized as an interrupt is defined as the Interrupt Period.

The host here will only sample the level of Pin 8 (DAT[1]/IRQ) into the interrupt detector during the Interrupt Period. At all other times, the host will ignore the level on Pin 8. Note that the Interrupt Period is applicable for both memory and IO operations. The definition of the Interrupt Period is different for operations with single block and multiple block data transfer.

21.5.9.2 SDIO Suspend/Resume

Within a multi-function SDIO or a Combo (Mix IO and Memory) card, there are multiple devices (I/O and memory) that must share access to the SD bus. In order to allow the sharing of access to the host among multiple devices, SDIO and combo cards can implement the optional concept of suspend/resume. In a card supports suspend/resume, the host may temporarily halt a data transfer operation to one function or memory (suspend) in order to free the bus for a higher priority transfer to a different function of memory. Once this higher-priority transfer is complete, the original transfer is re-started where it left off (resume). The host controller here is supported by all IO functions except zero, and the memory of a combo card, and can suspend multiple transactions and resume them in any order desired. IO function zero does not support suspend/resume.

The procedure used to perform the Suspend/Resume operation on the SD bus is:

- 1 The host determines which function currently used the DAT[] line(s).
- 2 The host requests the lower priority or slower transaction to suspend.
- 3 The host checks for the transaction suspension to complete.
- 4 The host begins the higher priority transaction.
- 5 The host waits for the completion of the higher priority transaction.
- 6 The host restores the suspended transaction.

21.5.9.3 SDIO Read Wait

The optional Read Wait (RW) operation is defined only for the SD 1-bit and 4-bit modes. The read wait operation allows a host to signal a card that it is doing a read multiple (CMD53) operation to temporarily stall the data transfer while allowing the host to send commands to any function within the SDIO device. To determine if a card supports the Read Wait protocol, the host must test capability bits in CCCR. The timing for Read Wait is base on the Interrupt Period.



21.5.10 Clock Control

The software should guarantee that the card identification process starts in open-drain mode with the clock rate fod (0 \sim 400khz). In addition, the software should also make the card into interrupt mode with fod (only for MMC). The commands that require fod are CMD0, CMD1, CMD2, CMD3, CMD5, CMD40 and ACMD41. In data transfer mode, the MSC controller can operate card with clock rate fpp (0 \sim 25Mhz).

21.5.11 Application Specified Command Handling

The MultiMediaCard/SD system is designed to provide a standard interface for a variety applications types. In this environment it is anticipate that there will be a need for specific customers/applications features. To enable a common way of implementing these features, two types of generic commands are defined in the standard: Application Specific Command, ACMD, and General Command, GEN CMD.

GEN_CMD, this command, when received by the card, will cause the card to interpret the following command as an application specific command, ACMD. The ACMD has the same structure as of regular MultiMediaCard standard commands and it may have the same CMD number. The card will recognize it as ACMD by the fact that it appears after APP_CMD.

The only effect of the APP_CMD is that if the command index of the, immediately, following command has an ACMD overloading, the none standard version will used. If, as an example, a card has a definition for ACMD13 but not for ACMD7 then, if received immediately after APP_CMD command, Command 13 will be interpreted as the non standard ACMD13 but, command 7 as the standard CMD7.

In order to use one of the manufacturer specific ACMD's the host will:

- 1 Send APP_CMD. The response will have the APP_CMD bit (new status bit) set signaling to the host that ACMD is now expected.
- 2 Send the required ACMD. The response will have the APP_CMD bit set, indicating that the accepted command was interpreted as ACMD. If a non-ACMD is sent then it will be respected by the card as normal MultiMediaCard command and the APP_CMD bit in the Card Status stays clear.

If a non valid command is sent (neither ACMD nor CMD) then it will be handled as a standard MultiMediaCard illegal command error.

The bus transaction of the GEN_CMD is the same as the single block read or write commands (CMD24 or CMD17). The difference is that the argument denotes the direction of the data transfer (rather than the address) and the data block is not a memory payload data but has a vendor specific format and meaning.

The card shall be selected ('tran_state') before sending CMD56. The data block size is the



BLOCK_LEN that was defined with CMD16. The response to CMD56 will be R1b (card status + busy indication).



21.6 MMC/SD Controller Operation

21.6.1 Data FIFOs

The controller FIFOs for the response tokens, received data, and transmitted data are MSC_RES, MSC_RXFIFO, and MSC_TXFIFO, respectively. These FIFOs are accessible by the software and are described in the following paragraphs.

21.6.1.1 Response FIFO (MSC_RES)

The response FIFO, MSC_RES, contains the response received from an MMC/SD card after a command is sent from the controller. MSC RES is a read-only, 16-bit, and 8-entry deep FIFO.

The FIFO will hold all possible response lengths. Responses that are only one byte long are located on the LSB of the 16-bit entry in the FIFO. The first half-word read from the response FIFO is the most significant half-word of the received response. For example, if the response format is R1, then the response read from RES_FIFO is bit [47:32], bit[31:16], bit[15:0] and in the third half-word only the low 8-bit is effective response [15:8] and the high 8-bit is ignored. If the response format is R2, then the response read from MSC_RES is bit [135:8] and needs reading 8 times.

The FIFO does not contain the response CRC. The status of the CRC check is in the status register, MSC_STAT.

21.6.1.2 Receive/Transmit Data FIFO (MSC_RXFIFO/MSC_TXFIFO)

The receive data FIFO and transmit data FIFO share one 16-entry x 32-bit FIFO, because at one time data are only received or are only transmitted. If it is used to receive data, it is called MSC_RXFIFO and read-only. If it is used to transmit data, it is called MSC_TXFIFO and write-only.

Data FIFO and its controls are cleared to a starting state after a system reset or at the beginning of the operations which include data transfer (MSC_CMDAT[DATA_EN] == 1).

If at any time MSC_RXFIFO becomes full and the data transmission is not complete, the controller turns the MSC_CLK off to prevent any overflows. When the clock is off, data transmission from the card stops until the clock is turned back on. After MSC_RXFIFO is not full, the controller turns the clock on to continue data transmission. The full status of the FIFO is registered in the MSC_STAT [DATA_FIFO_FULL] bit.

If at any time MSC_TXFIFO becomes empty and the data transmission is not complete, the controller turns the MSC_CLK off to prevent any underrun. When the clock is off, data transmission to the card stops until the clock is turned back on. When MSC_TXFIFO is no longer empty, the controller automatically restarts the clock. The empty status of the FIFO is registered in the MSC_STAT [DATA FIFO EMPTY] bit.



The FIFO is readable on word (32-bit) boundaries. The max read/written number is 16 words. The controller can correctly process big-endian and little-endian data.

Because at the beginning of the operation which include data transfer (MSC_CMDAT [DATA_EN] == 1), Data FIFO and its controls are cleared, software should guarantee data in FIFO have been read/written before beginning a new command.

21.6.2 DMA and Program I/O

Software may communicate to the MMC controller via the DMA or program I/O.

To access MSC_RXFIFO/MSC_TXFIFO with the DMA, the software must program the DMA to read or write the FIFO with source port width 32-bit, destination port width 32-bit, transfer data size 32-byte, transfer mode single. For example, to write 64 bytes of data to the MSC_TXFIFO, the software must program the DMA as follows:

```
DMA_DCTRn = 2  // Write 2 32-bytes (64 bytes)

DMA_DCCRn[SWDH] = 0  // source port width is 32-bit

DMA_DCCRn[DWDH] = 0  // destination port width is 32-bit

DMA_DCCRn[DS] = 4  // transfer data size is 32-byte

DMA_DCCRn[TM] = 4  // transfer mode is single

DMA_DCCRn[RDIL] = 0  // request detection interval length is 0
```

The number of 32-bytes should be calculated from the number of transferred bytes as follows:

The number of words = (The number of bytes + 31) / 32

If the number of transferred bytes is not the multiple of 4, the controller can correctly process endian.

The DMA trigger level is 8 words, that is to say, the DMA read trigger is when data words in MSC_RXFIFO is >= 8 and the DMA write trigger is when data words in MSC_TXFIFO is < 8. Software can also configure DMA registers based on requirements, but the above 32-byte transfer data size is most efficient.

With program I/O, the software waits for the MSC_IREG [RXFIFO_RD_REQ] or MSC_IREG [TXFIFO_WR_REQ] interrupts before reading or writing the respective FIFO.

NOTES:

- 1 The MSC_CMDAT [DMA_EN] bit must be set to a 1 to enable communication with the DMA and it must be set to a 0 to enable program I/O.
- 2 DMA can be enabled only after MSC_CMDAT is written, because MSC_CMDAT [DATA_EN] is used to reset TX/RXFIFO.



21.6.3 Start and Stop clock

The software stops the clock as follows:

- 1 Write MSC_STRPCL with 0x01 to stop the MMC/SD bus clock.
- 2 Wait until MSC_STAT[CLK_EN] becomes zero.

To start the clock the software writes MSC_STRPCL with 0x02.

21.6.4 Software Reset

Reset includes the MSC reset and the card reset.

The MSC reset is through MSC_STRPCL [RESET] bit.

The card reset is to make the card into idle state. CMD0 (GO_IDLE_STATE) sets the MMC and SD memory cards into idle state. CMD52 (IO_RW_DIRECT, with argument 0x88000C08) reset the SD I/O card. The MMC/SD card are initialized with a default relative card address (RCA = 0x0001 for MMC and RCA = 0x0000 for SD) and with a default driver stage register setting (lowest speed, highest driving current capability).

The following registers must be set before the clock is started:

- 1 Stop the clock.
- 2 Set MSC_STRPCL register to 0x08 to reset MSC.
- 3 Wait while MSC_STAT [IS_RESETTING] is 1.
- 4 Set MSC_CMD with CMD0.
- 5 Update the MSC CMDAT register as follows:
 - a Write 0x0000 to MSC_CMDAT [RESPONSE_FORMAT].
 - b Clear the MSC_CMDAT [DATA_EN] bit.
 - c Clear the MSC_CMDAT [BUSY] bit.
 - d Clear the MSC_CMDAT [INIT] bit.
- 6 Start the clock.
- 7 Start the operation (write MSC STRPCL with 0x04).
- 8 Wait for the END_CMD_RES interrupt.
- 9 Set MSC_CMD with CMD52.
- 10 Set MSC_ARG with 0x88000C08.
- 11 Update the MSC CMDAT register as follows:
 - a Write 0x005 to MSC_CMDAT [RESPONSE_FORMAT].
 - b Clear the MSC CMDAT [DATA EN] bit.
 - c Clear the MSC_CMDAT [BUSY] bit.
 - d Clear the MSC_CMDAT [INIT] bit.
- 12 Start the operation.
- 13 Wait for the END CMD RES interrupt.



21.6.5 Voltage Validation and Card Registry

At most 10 MMC and 1 SD (either SDMEM or SDIO) can be inserted MMC/SD bus at the same time, and their voltage validation and card registry steps are different, so the software should be programmed as follows:

- 1 Check whether SDIO card is inserted.
- 2 Check whether SDMEM card is inserted.
- 3 Check whether MMC cards are inserted.

21.6.5.1 Check SDIO

The commands are sent as follows:

- 1 (Optional) Send CMD52 (IO_RW_DIRECT) with argument 0x88000C08 to reset SDIO card.
- 2 Send CMD5 (IO_SEND_OP_CMD) to validate voltage.
- 3 If the response is correct and the number of IO functions > 0, then continue, else go to check SDMEM.
- 4 If C-bit in the response is ready (the initialization has finished), go to 6.
- 5 Send CMD5 (IO SEND OP CMD) to validate voltage, then go to 4.
- If memory-present-bit in the response is true, then it is a combo card (SDIO + Memory), else it is only a SDIO card.
- 7 If it is a combo card, go to check SDMEM to initialize the memory part.
- 8 Send CMD3 (SET_RELATIVE_ADDR) to let the card publish a RCA. The RCA is returned from the response.
- 9 If do not accept the new RCA, go to 8, else record the new RCA.
- 10 Go to check MMC, because we can assure that there is no SDMEM card.

21.6.5.2 Check SDMEM

If there is no SDIO card or there is a combo card, continue to check SDMEM.

The commands are sent as follows:

- 1 (Optional) Send CMD0 (GO_IDLE_STATE) to reset MMC and SDMEM card. This command has no response.
- 2 Send CMD55. Here the default RCA 0x0000 is used for CMD55.
- 3 If the response is correct (CMD55 has response), then continue, else go to check MMC.
- 4 Send ACMD41 (SD_SEND_OP_CMD) to validate voltage (the general OCR value is 0x00FF8000).
- If the initialization has finished, go to 7. (The response is the OCR register and it includes a status information bit (bit [31]). This status bit is set if the card power up procedure has been finished. As long as the card is busy, the corresponding bit[31] is set to LOW.)
- 6 Send CMD55 and ACMD41 to validate voltage, and then go to 5.
- 7 Send CMD2 (ALL SEND CID) to get the card CID.
- 8 Send CMD3 (SET_RELATIVE_ADDR) to let card publish a RCA. The RCA is returned from the response.



- 9 If do not accept the new RCA, go to 8, else record the new RCA.
- 10 Go to check MMC.

21.6.5.3 Check MMC

Because there may be several MMC card, so some steps (5 ~ 8) should be repeated several times.

The commands are sent as follows:

- 1 Send CMD1 (SEND OP CMD) to validate voltage (the general OCR value is 0x00FF88000).
- 2 If the response is correct, then continue, else goto 9.
- 3 If the initialization has finished, go to 5. (The response is the OCR register and it includes a status information bit (bit [31]). This status bit is set if the card power up procedure has been finished. As long as the card is busy, the corresponding bit[31] is set to LOW.)
- 4 Send CMD1 (SEND OP CMD) to validate voltage, and then go to 3.
- 5 Send CMD2 (ALL_SEND_CID) to get the card CID.
- 6 If the response timeout occurs, goto 9.
- 7 Send CMD3 (SET_RELATIVE_ADDR) to assign the card a RCA.
- 8 If there are other MMC cards, then go to 5.
- 9 Finish.

21.6.6 Single Data Block Write

In a single block write command, the following registers must be set before the operation is started:

- 1 Set MSC_NOB register to 0x0001.
- 2 Set MSC BLKLEN to the number of bytes per block.
- 3 Update the MSC CMDAT register as follows:
 - a Write 0x001 to MSC CMDAT [RESPONSE FORMAT].
 - b Write 0x2 to MSC_CMDAT [BUS_WIDTH] if the card is SD, else clear it.
 - c Set the MSC_CMDAT [DATA_EN] bit.
 - d Set the MSC_CMDAT [WRITE_READ] bit.
 - e Clear the MSC_CMDAT [STREAM_BLOCK] bit.
 - f Clear the MSC_CMDAT [BUSY] bit.
 - g Clear the MSC_CMDAT [INIT] bit.
- 4 Start the operation.
- 5 Write MSC_IMASK with some value to unmask the expected interrupts.

Then the software must perform the following steps:

- 1 Wait for the MSC_IREG [END_CMD_RES] interrupt.
- Wait for the MSC_IREG [DATA_TRAN_DONE] interrupt.
 At the same time write data to the MSC_TXFIFO and continue until all of the data have been written to the FIFO.
- 3 Wait for MSC_IREG [PROG_DONE] interrupt. This interrupt indicates that the card has finished programming. Certainly software may start another command sequence on a



different card.

4 Read the MSC STAT register to verify the status of the transaction (i.e. CRC error status).

To address a different card, the software sends a select command to that card by sending a basic no data command and response transaction. To address the same card, the software must wait for MSC IREG [PROG DONE] interrupt. This ensures that the card is not in the busy state.

In addition, CMD26 (PROGRAM_CID), CMD27 (PROGRAM_CSD), CMD42 (LOCK/UNLOCK), CMD56 (GEN_CMD: write) and CMD53 (single_block_write) operations are similar to single block write.

21.6.7 Single Block Read

In a single block read command, the following registers must be set before the operation is started:

- 1 Set MSC NOB register to 0x0001.
- 2 Set MSC BLKLEN register to the number of bytes per block.
- 3 Update the following bits in the MSC_CMDAT register:
 - a Write 0x001 to MSC CMDAT [RESPONSE FORMAT].
 - b Write 0x2 to MSC_CMDAT [BUS_WIDTH] if the card is SD, else clear it.
 - c Set the MSC CMDAT [DATA EN] bit.
 - d Clear the MSC_CMDAT [WRITE_READ] bit.
 - e Clear the MSC CMDAT [STREAM BLOCK] bit.
 - f Clear the MSC_CMDAT [BUSY] bit.
 - g Clear the MSC_CMDAT [INIT] bit.
- 4 Start the operation.
- 5 Write MSC_IMASK with some value to unmask the expected interrupts.

Then the software must perform the following steps:

- 1 Wait for the MSC IREG [END CMD RES] interrupt.
- Wait for the MSC_IREG [DATA_TRAN_DONE] interrupt.
 At the same time read data from the MSC_RXFIFO as data becomes available in the FIFO, and continue reading until all data is read from the FIFO.
- 3 Read the MSC_STAT register to verify the status of the transaction (i.e. CRC error status).

In addition, CMD30 (SEND_WRITE_PROT), ACMD13 (SD_STATUS), CMD56 (GEN_CMD-read), ACMD51 (SEND_SCR) and CMD53 (single_block_read) are similar to single block read.

21.6.8 Multiple Block Write

The multiple block write mode is similar to the single block write mode, except that multiple blocks of data are transferred. Each block is the same length. All the registers are set as they are for the single block write, except that the MSC NOB register is set to the number of blocks to be written.



The multiple block write mode also requires a stop transmission command, CMD12, after the data is transferred to the card. After the MSC_IREG [DATA_TRAN_DONE] interrupt occurs, the software must program the controller register to send a stop data transmission command.

If multiple block write with pre-defined block count (refer to MMC spec v-3.3) is used, CMD12 should not be sent.

For SDIO card, CMD53 (multiple_block_write) is also similar, but when IO abort (CMD52) is sent, MSC_CMDAT [IO_ABORT] should be 1.

Table 21-8 How to stop multiple block write

Operation	Stop condition		Software processing
Open-ended or SDIO	After write MSC_NOB blocks	1	Wait for DATA_TARN_DONE
infinite			interrupt.
		2	Send CMD12 or CMD52 (IO abort).
		3	Wait for END_CMD_RES and
			PRG_DONE interrupt.
Open-ended or SDIO	Stop writing in advance (not	1	Set MSC_STRPCL
infinite	write MSC_NOB blocks)		[EXIT_MULTIPLE].
		2	Wait for DATA_TRAN_DONE
			interrupt.
		3	Send CMD12 or CMD52 (IO abort).
		4	Wait for END_CMD_RES and
			PRG_DONE interrupt.
Predefined block or	After writing MSC_NOB blocks	1	Wait for DATA_TRAN_DONE
SDIO finite			interrupt.
Predefined block or	Stop writing in advance (not	1	Set MSC_STRPCL
SDIO finite	write MSC_NOB blocks)		[EXIT_MULTIPLE].
		2	Wait for DATA_TRAN_DONE
			interrupt.
		3	Send CMD12 or CMD52 (IO abort).
		4	Wait for END_CMD_RES and
			PRG_DONE interrupt.

21.6.9 Multiple Block Read

The multiple blocks read mode is similar to the single block read mode, except that multiple blocks of data are transferred. Each block is the same length. All the registers are set as they are for the single block read, except that the MSC_NOB register is set to the number of blocks to be read.

The multiple blocks read mode requires a stop transmission command, CMD12, after the data from the card is received. After the MSC_IREG [DATA_TRAN_DONE] interrupt has occurred, the software must



program the controller registers to send a stop data transmission command.

If multiple block read with pre-defined block count (refer to MMC spec v-3.3) is used, CMD12 should not be sent.

For SDIO card, CMD53 (multiple_block_read) is also similar, but when IO abort (CMD52) is sent, MSC_CMDAT [IO_ABORT] should be 1.

Table 21-9 How to stop multiple block read

Operation Stop condition				S	oftware	e processing
Open-ended	or	After reading MSC_NOB blocks	1	Wait	for	DATA_TRAN_DONE
SDIO infinite				interrup	ot.	
			2	Send C	MD12 c	or CMD52 (IO abort).
			3	Wait for	r END_0	CMD_RES interrupt.
Open-ended	or	Stop reading in advance (not	1	Set		MSC_STRPCL
SDIO infinite		write MSC_NOB blocks)		[EXIT_I	MULTIP	LE].
			2	Wait	for	DATA_TRAN_DONE
				interrup	ot.	
			3	Send C	MD12 o	or CMD52 (IO abort).
			4	Wait for	r END_0	CMD_RES interrupt.
Predefined blo	ck	After reading MSC_NOB blocks	1	Wait	for	DATA_TRAN_DONE
or SDIO finite				interrup	ot.	
Predefined blo	ck	Stop reading in advance (not	1	Set		MSC_STRPCL
or SDIO finite		write MSC_NOB blocks)		[EXIT_I	MULTIP	LE].
			2	Wait	for	DATA_TRAN_DONE
				interrup	ot.	
			3	Send C	MD12 o	or CMD52 (IO abort).
			4	Wait for	r END_0	CMD_RES interrupt.

21.6.10 Stream Write (MMC)

In a stream write command, the following registers must be set before the operation is started:

- 1 Update MSC CMDAT register as follows:
 - a Write 0x001 to the MSC_CMDAT [RESPONSE_FORMAT].
 - b Clear the MSC_CMDAT [BUS_WIDTH] because only MMC support stream write.
 - c Set the MSC CMDAT [DATA EN] bit.
 - d Set the MSC_CMDAT [WRITE_READ] bit.
 - e Set the MSC_CMDAT [STREAM_BLOCK] bit.
 - f Clear the MSC_CMDAT [BUSY] bit.
 - g Clear the MSC CMDAT [INIT] bit.
- 2 Start the operation.
- 3 Write MSC_IMASK with some value to unmask the expected interrupts.



Then the software must perform the following steps:

- 1 Wait for the MSC IREG [END CMD RES] interrupt.
- Write data to the MSC TXFIFO and continue until all of the data is written to the Data FIFO.
- 3 Stop clock. Wait until MSC STAT[CLK EN] becomes 0. The clock must be stopped.
- 4 Set the command registers for a stop transaction command (CMD12) and other registers.
- 5 Start the clock and start the operation.
- 6 Wait for the MSC_IREG [END_CMD_ERS] interrupt.
- 7 Wait for the MSC_IREG [DATA_TRAN_DONE] interrupt.
- 8 Wait for the MSC_IREG [PRG_DONE] interrupt. This interrupt indicates that the card has finished programming. Certainly software may start another command sequence on a different card.
- 9 Read the MSC_STAT register to verify the status of the transaction.

To address a different card, the software must send a select command to that card by sending a basic no data command and response transaction. To address the same card, the software must wait for MSC_IREG [PRG_DONE] interrupt. This ensures that the card is not in the busy state.

If partial blocks are allowed (if CSD parameter WRITE_BL_PARTIAL is set) the data stream can start and stop at any address within the card address space, otherwise it shall start and stop only at block boundaries. If WRITE_BL_PARTIAL is not set, 16 more stuff bytes need to be written after the useful written data, otherwise only write the useful written data.

21.6.11 Stream Read (MMC)

In a stream read command, the following registers must be set before the operation is turned on:

- 1 Update the MSC_CMDAT register as follows:
 - a Write 0x01 to the MSC CMDAT [RESPONSE FORMAT].
 - b Clear the MSC_CMDAT [BUS_WIDTH] because only MMC support stream read.
 - c Clear the MSC CMDAT [WRITE READ] bit.
 - d Set the MSC CMDAT [STREAM BLOCK] bit.
 - e Clear the MSC_CMDAT [BUSY] bit.
 - f Clear the MSC CMDAT [INIT] bit.
- 2 Start the operation.
- 3 Write MSC IMASK with some value to unmask the expected interrupts.

Then the software must perform the following steps:

- 1 Wait for the MSC_IREG [END_CMD_RES] interrupt.
- 2 Read data from the MSC_RXFIFO and continue until all of the expected data has been read from the FIFO.
- 3 Write MSC_STRPCL [EXIT_TRANSER] with 1. If MSC_STAT[DATA_FIFO_FULL] is 1, then read MSC_RXFIFO to make it not full. Because if data FIFO is full, MSC_CLK is stopped. Here, the data FIFO contains useless data.
- 4 Set the command registers for a stop transaction command (CMD12) and send it. There is no



- need to stop the clock.
- 5 Wait for the MSC_IREG [END_CMD_RES].
- 6 Wait for the MSC IREG [DATA TRAN DONE] interrupt.
- 7 Read the MSC_STAT register to verify the status of the transaction.

21.6.12 Erase, Select/Deselect and Stop

For CMD7 (SELECT/DESELECT_CARD), CMD12 (STOP_TRANSMISSION) and CMD38 (ERASE), the following registers must be set before the operation is started:

- 1 Update the MSC CMDAT register as follows:
 - a Write 0x01 to the MSC_CMDAT [RESPONSE_FORMAT].
 - b Clear the MSC_CMDAT [DATA_EN] bit.
 - c Clear the MSC_CMDAT [WRITE_READ] bit.
 - d Clear the MSC CMDAT [STREAM BLOCK] bit.
 - e Set the MSC_CMDAT [BUSY] bit.
 - f Clear the MSC_CMDAT [INIT] bit.
- 2 Start the operation.
- 3 Write MSC IMASK with some value to unmask the expected interrupts.

Then the software must perform the following steps:

- 1 Wait for the MSC_IREG [END_CMD_RES] interrupt.
- Wait for the MSC_IREG [PRG_DONE] interrupt. If CMD12 is sent to terminate data read operation, then there is no need to wait for MSC_IREG [PRG_DONE] interrupt. This interrupt indicates that the card has finished programming. Certainly software may start another command sequence on a different card.

21.6.13 SDIO Suspend/Resume

The actual suspend/resume steps are as follows:

- 1 During data transfer, send CMD52 to require suspend. BR and RAW flag should be 1.
- 2 If BS flag in the response is 0, then suspend has been accepted and goto 4.
- 3 Send CMD52 to guery card status. R flag should be 1. Go to 2.
- 4 Write MSC_STRPCL [EXIT_TRANSFER] with 1.
- 5 Wait for the MSC IREG [DATA TRAN DONE] interrupt.
- 6 Read MSC_NOB, MSC_SNOB and etc, save them into variables.
- 7 Set registers for high priority transfer and start it.
- 8 Wait until high priority transfer is finished.
- 9 Restore registers from variables, but MSC_NOB should be (MSC_NOB MSC_SNOB).
- 10 Send CMD52 to require resume. FSx should be resumed function number.

21.6.14 SDIO ReadWait

The actual ReadWait steps are as follows:



- 1 During multiple block read, read MSC_SNOB. If MSC_SNOB is nearby or equal to MSC NOB, no need to use ReadWait.
- 2 Write MSC_STRPCL [START_READWAIT] with 1.
- 3 Wait until MSC STAT [IS READWAIT] becomes 1.
- 4 Send CMD52 to query card status.
- 5 Write MSC_STRPCL [STOP_READWAIT] with 1.

21.6.15 Operation and Interrupt

The software can use polling-status method to operate the MMC/SD card, but this is not the proposed method, because its performance is very low. The proposed method is to use interrupt. Generally there are fixed necessary steps to finish each command. The steps are as follows:

- 1 (Optional) Stop clock. Poll CLK EN.
- 2 Fill the registers (MSC_CMD, MSC_CMDAT, MSC_ARG, MSC_CLKRT, and etc).
- 3 (Optional) Start clock.
- 4 Start the operation. Wait for the MSC_IREG [END_CMD_RES] interrupt.
- 5 Wait for the MSC_IREG [DATA_TRAN_DONE] interrupt.
- 6 Send STOP_TRANS (CMD12) or I/O abort (CMD52). Wait for the MSC_IREG [END_CMD_ERS] interrupt.
- 7 Wait for the MSC IREG [DATA TRAN DONE] interrupt.
- 8 Wait for the MSC_IREG [PRG_DONE] interrupt.

Table 21-10 The mapping between Commands and Steps

Index	Abbreviation	1	2	3	4	5	6	7	8	Comments
CMD0	GO_IDLE_STATE		Υ	Υ	Υ					
CMD1	SEND_OP_COND	Υ	Υ	Υ	Υ					
CMD2	ALL_SEND_CID	Υ	Υ	Υ	Υ					
CMD3	SET_RELATIVE_ADDR	Υ	Υ	Υ	Υ					
CMD4	SET_DSR	Υ	Υ	Υ	Υ					
CMD7	SELECT/DSELECT_CARD	Υ	Υ	Υ	Υ				Υ	
CMD9	SEND_CID	Υ	Υ	Υ	Υ					
CMD10	SEND_CSD	Υ	Υ	Υ	Υ					
CMD11	READ_DAT_UNTIL_STOP	Υ	Υ	Υ	Υ		Υ	Υ		
CMD12	STOP_TRANSMISSION	Υ	Υ	Υ	Υ				Υ	
CMD13	SEND_STATUS	Υ	Υ	Υ	Υ					
CMD15	GO_INACTIVE_STATE	Υ	Υ	Υ	Υ					
CMD16	SET_BLOCKLEN	Υ	Υ	Υ	Υ					
CMD17	READ_SINGLE_BLOCK	Υ	Υ	Υ	Υ	Υ				
CMD18	018 READ_MULTIPLE_BLOCK		Υ	Υ	Υ	Υ	Υ			Open-ended
CMD18	MD18 READ_MULTIPLE_BLOCK		Υ	Υ	Υ	Υ				Predefine
										blocks



CMD20 WRITE_DAT_UNTIL_STOP Y <th></th> <th></th> <th>1</th> <th></th> <th>1</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>1</th>			1		1						1
CMD24 WRITE_SINGLE_BLOCK Y Y Y Y Y Y Y Y Y Y Y Y Y P Y	CMD20	WRITE_DAT_UNTIL_STOP	Υ	Υ	Υ	Υ		Υ	Υ	Υ	
CMD25 WRITE_MULTIPLE_BLOCK Y Y Y Y Y Y Y P P Y Y Y P <td>CMD23</td> <td colspan="2">SET_BLOCK_COUNT</td> <td>Υ</td> <td>Υ</td> <td>Υ</td> <td></td> <td></td> <td></td> <td></td> <td></td>	CMD23	SET_BLOCK_COUNT		Υ	Υ	Υ					
CMD25 WRITE_MULTIPLE_BLOCK Y Y Y Y Y Y Predefine blocks CMD26 PROGRAM_CID Y	CMD24	WRITE_SINGLE_BLOCK	Υ	Υ	Υ	Υ	Υ			Υ	
CMD26 PROGRAM_CID Y	CMD25	WRITE_MULTIPLE_BLOCK	Υ	Υ	Υ	Υ	Υ	Υ		Υ	Open-ended
CMD26 PROGRAM_CID Y	CMD25	WRITE_MULTIPLE_BLOCK	Υ	Υ	Υ	Υ	Υ			Υ	Predefine
CMD27 PROGRAM_CSD Y											blocks
CMD28 SET_WRITE_PROT Y	CMD26	PROGRAM_CID	Υ	Υ	Υ	Υ	Υ			Υ	
CMD29 CLR_WRITE_PROT Y	CMD27	PROGRAM_CSD	Υ	Υ	Υ	Υ	Υ			Υ	
CMD30 SEND_WRITE_PROT Y	CMD28	SET_WRITE_PROT	Υ	Υ	Υ	Υ				Υ	
CMD32 ERASE_WR_BLOCK_START Y <td>CMD29</td> <td>CLR_WRITE_PROT</td> <td>Υ</td> <td>Υ</td> <td>Υ</td> <td>Υ</td> <td></td> <td></td> <td></td> <td>Υ</td> <td></td>	CMD29	CLR_WRITE_PROT	Υ	Υ	Υ	Υ				Υ	
CMD33 ERASE_WR_BLOCK_END Y	CMD30	SEND_WRITE_PROT	Υ	Υ	Υ	Υ	Υ				
CMD35 ERASE_GROUP_START Y	CMD32	ERASE_WR_BLOCK_START	Υ	Υ	Υ	Υ					
CMD36 ERASE_GROUP_END Y	CMD33	ERASE_WR_BLOCK_END	Υ	Υ	Υ	Υ					
CMD38 ERASE Y	CMD35	ERASE_GROUP_START	Υ	Υ	Υ	Υ					
CMD39 FAST_IO Y <td< td=""><td>CMD36</td><td>ERASE_GROUP_END</td><td>Υ</td><td>Υ</td><td>Υ</td><td>Υ</td><td></td><td></td><td></td><td></td><td></td></td<>	CMD36	ERASE_GROUP_END	Υ	Υ	Υ	Υ					
CMD40 GO_IRQ_STATE Y	CMD38	ERASE	Υ	Υ	Υ	Υ				Υ	
CMD42 LOCK/UNLOCK Y	CMD39	FAST_IO	Υ	Υ	Υ	Υ					
CMD55 APP_CMD Y <td< td=""><td>CMD40</td><td>GO_IRQ_STATE</td><td>Υ</td><td>Υ</td><td>Υ</td><td>Υ</td><td></td><td></td><td></td><td></td><td></td></td<>	CMD40	GO_IRQ_STATE	Υ	Υ	Υ	Υ					
CMD56 GEN_CMD Y <th< td=""><td>CMD42</td><td>LOCK/UNLOCK</td><td>Υ</td><td>Υ</td><td>Υ</td><td>Υ</td><td>Υ</td><td></td><td></td><td>Υ</td><td></td></th<>	CMD42	LOCK/UNLOCK	Υ	Υ	Υ	Υ	Υ			Υ	
CMD56 GEN_CMD Y Y Y Y Y Y Write ACMD6 SET_BUS_WIDTH Y <t< td=""><td>CMD55</td><td>APP_CMD</td><td>Υ</td><td>Υ</td><td>Υ</td><td>Υ</td><td></td><td></td><td></td><td></td><td></td></t<>	CMD55	APP_CMD	Υ	Υ	Υ	Υ					
ACMD6 SET_BUS_WIDTH Y Y Y Y Y ACMD13 SD_STATUS Y Y Y Y Y Y Y ACMD22 SEND_NUM_WR_BLOCKS Y Y Y Y Y Y ACMD23 SET_WR_BLOCK_COUNT Y Y Y Y Y ACMD41 SD_SEND_OP_COND Y Y Y Y Y ACMD42 SET_CLR_CARD_DETECT Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	CMD56	GEN_CMD	Υ	Υ	Υ	Υ	Υ				Read
ACMD13 SD_STATUS	CMD56	GEN_CMD	Υ	Υ	Υ	Υ	Υ			Υ	Write
ACMD13 SD_STATUS											
ACMD22 SEND_NUM_WR_BLOCKS Y Y Y Y ACMD23 SET_WR_BLOCK_COUNT Y Y Y Y ACMD41 SD_SEND_OP_COND Y Y Y Y ACMD42 SET_CLR_CARD_DETECT Y Y Y Y	ACMD6	SET_BUS_WIDTH	Υ	Υ	Υ	Υ					
ACMD23 SET_WR_BLOCK_COUNT Y	ACMD13	SD_STATUS	Υ	Υ	Υ	Υ	Υ				
ACMD41 SD_SEND_OP_COND	ACMD22	SEND_NUM_WR_BLOCKS	Υ	Υ	Υ	Υ					
ACMD42 SET_CLR_CARD_DETECT Y Y Y Y	ACMD23	SET_WR_BLOCK_COUNT	Υ	Υ	Υ	Υ					
	ACMD41	SD_SEND_OP_COND	Υ	Υ	Υ	Υ					
ACMD51 SEND_SCR Y Y Y Y Y	ACMD42	SET_CLR_CARD_DETECT	Υ	Υ	Υ	Υ					
	ACMD51	SEND_SCR	Υ	Υ	Υ	Υ	Υ				

NOTE: For stream read/write, STOP_CMD is sent after finishing data transfer. For write, STOP_CMD is with the last six bytes. For read, STOP_CMD is sent after receiving data and card sends some data which MSC ignores.



22 UART Interface

This chapter describes the universal asynchronous receiver/transmitter (UART) serial ports. There are two UARTs: All UARTs use the same programming model. Each of the serial ports can operate in interrupt based mode or DMA-based mode.

The Universal asynchronous receiver/transmitter (UART) is compatible with the 16550 industry standard and can be used as slow infrared asynchronous interface that conforms to the Infrared Data Association (IrDA) serial infrared specification 1.1.

22.1 Overview

- Full-duplex operation
- 5-, 6-, 7- or 8-bit characters with optional no parity or even or odd parity and with 1, 1½, or 2 stop bits
- 16x8bit transmit FIFO and 16x11bit receive FIFO
- Independently controlled transmit, receive (data ready or timeout), line status interrupts
- Baud rate generation allows up to 230.4Kbps
- Internal diagnostic capability Loopback control and break, parity, overrun and framing-error is provided
- Separate DMA requests for transmit and receive data services in FIFO mode
- Modem Control Functions are provided
- Slow infrared asynchronous interface that conforms to IrDA specification



22.2 Pin Description

Table 22-1 UART Pins Description

Name	Туре	Description
RxD	Input	Receive data input
TxD	Output	Transmit data output
CTS_	Input	Clear to Send — Modem Transmission enabled
RTS_	Output	Request to Send — UART Transmission request



22.3 Register Description

All UART register 32-bit access address is physical address. When ULCR.DLAB is 0, URBR, UTHR and UIER can be accessed; When ULCR.DLAB is 1, UDLLR and UDLHR can be accessed.

Table 22-2 UART Registers Description

Name	Description	RW	Reset Value	Address	Access Size
URBR0	UART Receive Buffer Register 0	R	0x??	0x10030000	8
UTHR0	UART Transmit Hold Register 0	W	0x??	0x10030000	8
UDLLR0	UART Divisor Latch Low Register 0	RW	0x00	0x10030000	8
UDLHR0	UART Divisor Latch High Register 0	RW	0x00	0x10030004	8
UIER0	UART Interrupt Enable Register 0	RW	0x00	0x10030004	8
UIIR0	UART Interrupt Identification Register 0	R	0x01	0x10030008	8
UFCR0	UART FIFO Control Register 0	W	0x00	0x10030008	8
ULCR0	UART Line Control Register 0	RW	0x00	0x1003000C	8
UMCR0	UART Modem Control Register 0	RW	0x00	0x10030010	8
ULSR0	UART Line Status Register 0	R	0x00	0x10030014	8
UMSR0	UART Modem Status Register 0	R	0x00	0x10030018	8
USPR0	UART ScratchPad Register 0	RW	0x00	0x1003001C	8
ISR0	Infrared Selection Register 0	RW	0x00	0x10030020	8
URBR1	UART Receive Buffer Register 1	R	0x??	0x10031000	8
UTHR1	UART Transmit Hold Register 1	W	0x??	0x10031000	8
UDLLR1	UART Divisor Latch Low Register 1	RW	0x00	0x10031000	8
UDLHR1	UART Divisor Latch High Register 1	RW	0x00	0x10031004	8
UIER1	UART Interrupt Enable Register 1	RW	0x00	0x10031004	8
UIIR1	UART Interrupt Identification Register 1	R	0x01	0x10031008	8
UFCR1	UART FIFO Control Register 1	W	0x00	0x10031008	8
ULCR1	UART Line Control Register 1	RW	0x00	0x1003100C	8
UMCR1	UART Modem Control Register 1	RW	0x00	0x10031010	8
ULSR1	UART Line Status Register 1	R	0x00	0x10031014	8
UMSR1	UART Modem Status Register 1	R	0x00	0x10031018	8
USPR1	UART ScratchPad Register 1	RW	0x00	0x1003101C	8
ISR1	Infrared Selection Register 1	RW	0x00	0x10031020	8
URBR2	UART Receive Buffer Register 2	R	0x??	0x10032000	8
UTHR2	UART Transmit Hold Register 2	W	0x??	0x10032000	8
UDLLR2	UART Divisor Latch Low Register 2	RW	0x00	0x10032000	8
UDLHR2	UART Divisor Latch High Register 2	RW	0x00	0x10032004	8
UIER2	UART Interrupt Enable Register 2	RW	0x00	0x10032004	8
UIIR2	UART Interrupt Identification Register 2	R	0x01	0x10032008	8
UFCR2	UART FIFO Control Register 2	W	0x00	0x10032008	8



ULCR2	UART Line Control Register 2	RW	0x00	0x1003200C	8
UMCR2	UART Modem Control Register 2	RW	0x00	0x10032010	8
ULSR2	UART Line Status Register 2	R	0x00	0x10032014	8
UMSR2	UART Modem Status Register 2	R	0x00	0x10032018	8
USPR2	UART ScratchPad Register 2	RW	0x00	0x1003201C	8
ISR2	Infrared Selection Register 2	RW	0x00	0x10032020	8
URBR3	UART Receive Buffer Register 3	R	0x??	0x10033000	8
UTHR3	UART Transmit Hold Register 3	W	0x??	0x10033000	8
UDLLR3	UART Divisor Latch Low Register 3	RW	0x00	0x10033000	8
UDLHR3	UART Divisor Latch High Register 3	RW	0x00	0x10033004	8
UIER3	UART Interrupt Enable Register 3	RW	0x00	0x10033004	8
UIIR3	UART Interrupt Identification Register 3	R	0x01	0x10033008	8
UFCR3	UART FIFO Control Register 3	W	0x00	0x10033008	8
ULCR3	UART Line Control Register 3	RW	0x00	0x1003300C	8
UMCR3	UART Modem Control Register 3	RW	0x00	0x10033010	8
ULSR3	UART Line Status Register 3	R	0x00	0x10033014	8
UMSR3	UART Modem Status Register 3	R	0x00	0x10033018	8
USPR3	UART ScratchPad Register 3	RW	0x00	0x1003301C	8
ISR3	Infrared Selection Register 3	RW	0x00	0x10033020	8

22.3.1 UART Receive Buffer Register (URBR)

The read-only URBR is corresponded to one level 11bit buffer in non-FIFO mode and a 16x11bit FIFO that holds the character(s) received by the UART. Bits in URBR are right-justified when being configured to use fewer than eight bits, and the rest of most significant data bits are zeroed and the most significant three bits of each buffer are the status for the character in the buffer. If ULSR.DRY is 0, don't read URBR, otherwise wrong operation may occur.




Bits	Name	Description	RW
7:0	URBR	8-bit UART receive read data.	R



22.3.2 UART Transmit Hold Register (UTHR)

The write-only UTHR is corresponded to one leve 8 bit buffer in non-FIFO mode and a 16x8bit FIFO in FIFO mode that holds the data byte(s) to be transmitted next.




Bits	Name	Description	RW
7:0	UTHR	8-bit UART transmit write hold data.	W

22.3.3 UART Divisor Latch Low/High Register (UDLLR / UDLHR)

UART Divisor Latch registers, UDLLR/UDLHR together compose the divisor for the programmable baud rate generator that can take the 3.6864-MHz fixed-input clock and divide it by 1 to $(2^{16} - 1)$. UDLHR/UDLLR stores the high/low 8-bit of the divisor respectively. Load these divisor latches during initialization to ensure that the baud rate generator operates properly. If both Divisor Latch registers are 0, the 16X clock stops. The maximum baud rate is 230.4kbps.

The relationship of baud rate and the value of Divisor is shown by the formula:


Baud Rate = 3.6864 Mhz / (16 * **Divisor**)





22.3.4 UART Interrupt Enable Register (UIER)

The UART Interrupt Enable Register (UIER) contains the interrupt enable bits for the five types of interrupts (receive data ready, timeout, line status, and transmit data request, and modem status) that set a value in UIIR.



Bits	Name	Description	RW
7:5	Reserved	Always read 0, write is ignored.	R
4	RTOIE	Receive Timeout Interrupt Enable.	RW
		0: Disable the receive timeout interrupt	
		1: Enable the receive timeout interrupt	
		Timeout means the URDR (FIFO mode) is not empty but no character has	
		received for a period of time T: T (bits) = 4 X Word length + 12.	
3	MSIE	Modem Status Interrupt Enable.	RW
		0: Disable the modem status interrupt	
		1: Enable the modem status interrupt	
2	RLSIE	Receive Line Status Interrupt Enable.	RW
		0: Disable receive line status interrupt	
		1: Enable receive line status interrupt	
1	TDRIE	Transmit Data Request Interrupt Enable.	RW
		0: Disable the transmit data request interrupt	
		1: Enable the transmit data request interrupt	
0	RDRIE	Receive Data Ready Interrupt Enable.	RW
		0: Disable the receive data ready interrupt	
		1: Enable the receive data ready interrupt	



22.3.5 UART Interrupt Identification Register (UIIR)

The read-only UART Interrupt Identification Register (UIIR) records the prioritized pending interrupt source information. Its initial value after power-on reset is 0x01.

UIIR0, UIIR1, UIIR2, UIIR3	0x10030008, 0x10031008, 0x	:100	32008	, 0x1	0033	800
Bit	7	6	5 4	3 2	2 1	0
		FFMSEL	Reserved			INPEND
RST	0	0	0 0	0 (0 0	1

Bits	Name		Description	RW
7:6	FFMSEL	FIFO Mod	e Select.	R
		0b00: Non-	-FIFO mode	
		0b01: Rese	erved	
		0b10: Res	erved	
		0b11: FIFC) mode	
5:4	Reserved	Always rea	d 0, write is ignored.	R
3:1	INID	Interrupt I	dentifier.	R
l		These bits	identify the current highest priority pending interrupt.	
		INID	Description	
		0b000	Modem Status	
		0b001	Transmit Data Request	
		0b010	Receive Data Ready	
		0b011	Receive Line Status	
		0b100	Reserved	
		0b101	Reserved	
		0b110	Receive Time Out	
		0b111	Reserved	
		See Table	22-3 for details.	
0	INPEND	Interrupt F	Pending.	R
		0: interrupt	is pending	
		1: No inter	rupt pending	

Table 22-3 UART Interrupt Identification Register Description

UIIR.INID			Interrupt Set/Clear Cause	
טווא.אווט	Priority	Туре	Source	Clear Condition
0b0001	_	None	No pending interrupt	_



0b0110	1st Highest	Receive Line	Overrun, Parity, Frame	Reading ULSR or empty all
		Status	Error, Break Interrupt,	the error characters in DMA
			and FIFO Error (DMA	mode
			mode only)	
0b0100	2nd	Receive Data	FIFO mode: Trigger	FIFO mode: Reading URBR
	Highest	Ready	threshold was reached	till below trigger threshold.
			Non-FIFO mode: URBR	Non-FIFO mode: Empty
			full	URBR
0b1100	2nd	Receive	FIFO mode only: URBR	Reset receive buffer by
	Highest	Timeout	not empty but no data	setting UFCR.RFRT to 1 or
			read in for a period of time	Reading URBR
0b0010	3rd Highest	Transmit	FIFO mode: Empty	FIFO mode: Data number in
		Data Request	location in UTHR equal to	UTHR more than half
			half or more than half	Non-FIFO mode: Writing
			Non-FIFO mode: UTHR	UTHR
			empty	
0b0000	4th Highest	Modem	Modem CTS_ pin status	Reading UMSR
		Status	change	

22.3.6 UART FIFO Control Register (UFCR)

The write-only register UFCR contains the control bits for receive and transmit FIFO.




Bits	Name	Description	RW
7:6	RDTR	Receive Buffer Data Number Trigger.	W
		These bits are used to select the trigger level for the receive data ready	
		interrupt in FIFO mode.	
		0b00: 1	
		0b01: 4	
		0b10: 8	
		0b11: 15	
5	Reserved	Always read 0, write is ignored.	R
4	UME	UART Module Enable.	W
		0: Disable UART	
		1: Enable UART	



3	DME	DMA Mode Enable.	W
		0: Disable DMA mode	
		1: Enable DMA mode	
2	TFRT	Transmit Holding Register Reset.	W
		0: Not reset	
		1: Reset transmit FIFO	
1	RFRT	Receive Buffer Reset.	W
		0: Not reset	
		1: Reset receive FIFO	
0	FME	FIFO Mode Enable.	W
		Set this bit before the trigger levels.	
		0: non-FIFO mode	
		1: FIFO mode	

22.3.7 UART Line Control Register (ULCR)

The ULCR defines the format for UART data transmission.



Bits	Name	Description	RW
7	DLAB	Divisor Latch Access Bit.	W
		0: Enable to access URBR, UTHR or UIER	
		1: Enable to access UDLLR or UDLHR	
6	SBK	Set Break.	W
		Causes a break condition (at least one 0x00 data) to be transmitted to the	
		receiving UART. Acts only on the TXD pin and has no effect on the	
		transmit logic.	
		0: No effect on TXD output	
		1: Forces TXD output to 0	
5	STPAR	Sticky Parity.	W
		Setting this bit forces parity location to be opposite of PARM bit when	
		PARE is 1 (it is ignored when PARE is 0).	
		0: Disable Sticky parity	
		1: Enable Sticky parity (opposite o f PARM bit)	
4	PARM	Parity Odd/Even Mode Select.	W



	1		
		If PARE = 0, PARM is ignored.	
		0: Odd parity	
		1: Even parity	
3	PARE	Parity Enable.	W
		Enables a parity bit to be generated on transmission or checked on	
		reception.	
		0: No parity	
		1: Parity	
2	SBLS	Stop Bit Length Select.	W
		Specifies the number of stop bits transmitted and received in each	
		character. When receiving, the receiver checks only the first stop bit.	
		0: 1 stop bit	
		1: 2 stop bits, except for 5-bit character then 1-1/2 bits	
1:0	WLS	Word Length Select.	W
		0b00: 5-bit character	
		0b01: 6-bit character	
		0b10: 7-bit character	
		0b11: 8-bit character	

22.3.8 UART Line Status Register (ULSR)

The read-only ULSR indicates status information during the data transfer. Receive error information in ULSR[4:1] remains set until software reads ULSR and it must be read before the error character is read.



Bits	Name	Description	RW
7	FIFOE	FIFO Error Status (FIFO mode only).	R
		FIFOE is set when there is at least one kind of receive error (parity,	
		frame, overrun, break) for any of the characters in receive buffer. FIFOE	
		is reset when all error characters are read out of the buffer.	
		During DMA transfer, the error interrupt generates when FIFOE is 1, and no receive DMA request generates even when data in receive buffer reaches the trigger threshold until all the error characters are read out. In non-DMA mode, FIFOE set does not generate error interrupt.	

476



		0: No error data in receive buffer or non-FIFO mode	
		1: One or more error character in receive buffer	
6	TEMP	Transmit Holding Register Empty. Set when both UTHR and shift register are empty. It is cleared when	R
		either the UTHR or the shift register contains a data character. 0: There is data in the transmit shifter and UTHR	
		1: All the data in the transmit shifter and UTHR has been shifted out	
5	TDRQ	Transmit Data Request.	R
		Set when UTHR has half or more empty location (FIFO mode) or empty (non-FIFO mode).	
		When both UIER.TDRIE and TDRQ are 1, transmit data request interrupt generates or during DMA transfer, DMA request to the DMA controller generates when UIER.TDRIE is 0 and TDRQ is 1.	
		0: There is one (non-FIFO mode) or more than half data (FIFO mode) in UTHR	
		1: None data (non-FIFO mode) or half or less than half data (FIFO mode) in UTHR	
4	BI	Break Interrupt.	R
		BI is set when the received data input is held low for longer than a	
		full-word transmission time (the total time of start bit + data bits + parity	
		bit + stop bits). BI is cleared when the processor reads the ULSR. In	
		FIFO mode, only one character equal to 0x00 is loaded into the FIFO	
		regardless of the length of the break condition. BI shows the break	
		condition for the character at the front of the FIFO, not the most recently received character.	
		0: No break signal has been received	
		1: Break signal received	
3	FMER	Framing Error.	R
		Set when the bit following the last data bit or parity bit is detected to be 0.	
		If the ULCR had been set for two or one and half stop bits, the other stop	
		bits are not checked except the first one. In FIFO mode, FMER shows a	
		framing error for the character at the front of the receive buffer, not for the	
		most recently received character.	
		Cleared when the processor reads the ULSR.	
		0: No framing error	
		1: Invalid stop bit has been detected	
2	PARER	Parity Error.	R
		Indicates that the received data character does not have the correct even	
		or odd parity, as selected by the even parity select bit. PARER is set	
		upon detection if a parity error and is cleared when the processor reads	
		the ULSR. In FIFO mode, PARER shows a parity error for the character	



		at the front of the CICO not the most recently received character	
		at the front of the FIFO, not the most recently received character.	
		0: No parity error	
		1: Parity error has occurred	
1	OVER	Overrun Error.	R
		Set when both receive buffer and shifter are full and new data is received	
		which will be lost.	
		Cleared when the processor reads the ULSR.	
		0: No data has been lost	
		1: Receive data has been lost	
0	DRY	Data Ready.	R
		Set when a complete incoming character has been received into the	
		Receive Buffer registers. DRY is cleared when the receive buffer is read	
		(non-FIFO mode) or when the buffer is empty or when the buffer is reset	
		by setting UFCR.RFRT to 1.	
		0: No data has been received	
		1: Data is available in URBR	

22.3.9 UART Modem Control Register (UMCR)

The UMCR uses the modem control pins RTS_ and CTS_ to control the interface with a modem or data set. UMCR also controls the loopback mode. Loopback mode must be enabled before the UART is enabled.



Bits	Name	Description	RW
7	MDCE	Modem Control Enable.	W
		0: Modem function is disabled	
		1: Modem function is enabled	
6:5	Reserved	Always read 0, write is ignored.	R
4	LOOP	Loop Back.	W
		This bit is used for diagnostic testing of the UART. When LOOP is 1, TXD	
		output pin is set to a logic 1 state, RXD is disconnected from the pin, and	
		the output of the transmitter shifter register is looped back into the	
		receiver shift register input internally, similar to CTS_ and RTS_ pins and	
		the RTS bit of the UMCR is connected to CTS bit of UMSR respectively.	
		Loopback mode must be selected before the UART is enabled.	



		0: Normal operation mode	
		1: Loopback-mode UART operation	
3	Reserved	Always read 0, write is ignored.	R
2	Reserved	Always read 0, write is ignored.	R
1	RTS	Request To Send.	W
		This bit can control the RTS_ output state.	
		0: RTS_ force to high	
		1: RTS_ force to low	
0	Reserved	Always read 0, write is ignored.	R

22.3.10 UART Modem Status Register (UMSR)

The read-only UMSR provides the current state of the control lines from the modem to the processor. They are cleared when the processor reads UMSR.




Bits	Name	Description	RW
7	Reserved	Always read 0, write is ignored.	R
6	Reserved	Always read 0, write is ignored.	R
5	Reserved	Always read 0, write is ignored.	R
4	CTS	Status of Clear To Send.	R
		When MDCE bit is 1, this bit is the complement of CTS_input. If Loop bit	
		of UMCR is 1, this bit is equivalent to RTS bit of UMCR.	
		0: CTS_ pin is 1	
		1: CTS_ pin is 0	
3	Reserved	Always read 0, write is ignored.	R
2	Reserved	Always read 0, write is ignored.	R
1	Reserved	Always read 0, write is ignored.	R
0	CCTS	Change status of CTS	R
		When MDCE bit is 1, this bit indicates the state change on CTS_ pin.	
		0: No state change on CTS_ pin since last read of UMSR	
		1: A change occurs on the state of CTS_ pin	




22.3.11 UART Scratchpad Register

This Scratchpad register is used as a scratch register for the programmer and has no effect on the UART.



22.3.12 Infrared Selection Register (ISR)

The ISR is used to configure the slow-infrared (SIR) interface that is provided in each UART to support two-way wireless communication using infrared transmission that conforms to the IrDA serial infrared specification 1.1. The maximum frequency is up to 115.2kbps.



Bits	Name	Description	RW
7:5	Reserved	Always read 0, write is ignored.	R
4	RDPL	Receive Data Polarity.	W
		0: Slow-infrared (SIR) interface decoder takes positive pulses as zeros	
		1: SIR decoder takes negative pulses as zeros	
3	TDPL	Transmit Data Polarity.	W
		0: SIR encoder generates a positive pulse for a data bit of zero	
		1: SIR encoder generates a negative pulse for a data bit of zero	
2	XMODE	Transmit Pulse Width Mode.	W
		Set when the transmit encoder needs to generate 1.6us pulses (that are	
		3/16 of a bit-time at 115.2 kbps).	
		Cleared when the transmit encoder needs to generate 3/16 of a bit-time	
		wide according to current baud rate.	
		0: Transmit pulse width is 3/16 of a bit-time wide	
		1: Transmit pulse width is 1.6 us	
1	RCVEIR	Receiver SIR Enable.	W
		This bit is used to select the signal from the RXD pin is processed by the	
		IrDA decoder before it is fed to the UART (RCVEIR = 1) or bypass IrDA	



		decoder and is fed directly to the UART (RCVEIR = 0).	
		0: Receiver is in UART mode	
		1: Receiver is in SIR mode	
0	XMITIR	Transmitter SIR Enable.	W
		This bit is used to select TXD output pin is processed by the IrDA	
		encoder before it is fed to the device pin (XMITIR = 1) or bypass IrDA	
		encoder and is fed directly to the device pin (XMITIR = 0).	
		NOTE: disable infrared LED before XMITIR is set, otherwise a false start	
		bit may occur.	
		0: Transmitter is in UART mode	
		1: Transmitter is in SIR mode	

22.3.13 Uart M Register (UMR)



M is the value of UMR register.

It will take UART at least M cycles for transmitter to transmit one bit and receiver to receive one bit. It will take UART at most M+1 cycles for transmitter to transmit one bit and receiver to receive one bit.

22.3.14 Uart Add Cycle Register(UACR)



If Nth bit of the register is 1, It will take Uart M+1 cycles to transmit or receive the bit of date for transmit or receive.

If the register is 12'h0 ,UART will receive or transmit a bit by M cycle .

If the register is 12'hfff ,UART will receive or transmit a bit by M+1 cycle .

For the detail to see For any frequency clock to use the Uart.



22.4 Operation

The following sections describe the UART operations that include flow of configuration, data transmission, data reception, and Infra-red mode.

22.4.1 UART Configuration

Before UART starts to transfer data or changing transfer format, configuration must be done to define the transfer format. The sample flow is as the following:

In FIFO mode, set FME bit of UFCR to 1, reset receive and transmit FIFO, then initialize the UART as described below.

- 1 Clear UFCR.UME to 0.
- 2 Set value in UDLL/UDHR to generate the baud rate clock.
- 3 Set data format in ULCR.
- 4 If it is in FIFO MODE, set FME bit and other FIFO control in UFCR, reset receive and transmit FIFO, otherwise skip item 4.
- 5 Set each interrupt enable bit in UIER in interrupt-based transfer or set UFCR.DME in DMA-based transfer (DMA transfer is FIFO mode only), then set UFCR.UME.

22.4.2 Data Transmission

After configuration, UART is ready for data transfer. For data transmission, refer to the following procedure:

- 1 Read ULSR.TDRQ (interrupt disable) or wait for transmit data request interrupt (interrupt enable), if TDRQ = 1 or transmit data request interrupt generates, that means there is enough empty location in UTHR for new data.
- 2 If ULSR.TDRQ is 1 or get the transmit data request interrupt, write transmit data to UTHR to start transmission.
- 3 Do item 1 and item 2 if there are more data waiting for transmit.
- 4 After all necessary data are written to UTHR, wait ULSR.TEMP = 1, that means all data completely transmitted.
- 5 If it is necessary to send break, set ULCR.SBK and at least wait for 1-bit interval time to send a valid break, then clear ULCR.SBK.
- 6 Clear UME bit to finish UART transmission.

22.4.3 Data Reception

After configuration, UART is ready for data transfer. For data reception, refer to the following sample procedure:

- 1 Read ULSR.DRY (interrupt disable) or wait for receive data request interrupt (interrupt enable), if ULSR.DRY =1 or receive data request interrupt generates, that means URBR has one data (non-FIFO mode) or data in URBR reaches the trigger value (FIFO mode).
- 2 If ULSR.DRY = 1 or receive data request interrupt generates, then read ULSR.FIFOE or see if



- there is error interrupt, if FIFOE = 1, it means received data has receive error, then go to error handler, other wise go to item 3.
- 3 Read one received data in URBR (non-FIFO mode) or data equal to trigger value in URBR (FIFO mode).
- 4 Check whether all data received: check whether ULSR.DRY = 0, in FIFO mode and interrupt is enabled, timeout interrupt may generate, when timeout interrupt generates, read URBR till ULSR.DRY = 0.
- 5 Clear UFCR.UME to end data reception when all data are received and ULSR.DRY = 0.

22.4.4 Receive Error Handling

A sample error handling flow is as the following:

- 1 If ULSR.FIFOE = 1, it means there is receive error in received data, then check what error it is.
- 2 If ULSR.OVER = 1, go to OVER error handling.
- 3 If ULSR.BI = 1, go to Break handling.
- 4 If ULSR.FMER = 1, go to Frame error handling.
- 5 If PARER = 1, go to PARER error handling.

22.4.5 Modem Transfer

When UMCR.MDCE = 1, modem control is enabled. Transfer flow can be stopped and restarted by software through RTS_ and CTS_ pin. When UART transmitter detects low level on CTS_ pin, it stops transmission and TxD pin goes to mark state after finishing transmitting the current character until it detects CTS_ pin goes back to high level. RTS_ pin is output to receiving UART and its state can be controlled by setting UMCR.RTS bit, that is, setting UMCR.RTS to 1, RTS_ pin is low level output that means UART is ready to receive data, on the contrary, it means UART currently can't receive more data.

22.4.6 DMA Transfer

UART can operate in DMA-based (UFCR.DME = 1, FIFO mode only), that is, dma request initiated by UART takes the place of interrupt request and transmission/reception is carried out using DMA instead of CPU. Be sure that software guarantee to disable transmit and receive interrupt except timeout and error interrupts.

During DMA transfer, if an interrupt occurs, software must first read the ULSR to see if an error interrupt exists, then check the UIIR for the source of the interrupt and if DMA channel is already halt because of the error indicator from UART, then disable DMA channel and read out all the error data from receive FIFO. Software re-set and re-enable DMA and data transfer by DMA will re-start.



22.4.7 Slow IrDA Asynchronous Interface

Each UART supports slow infra-red (SIR) transmission and reception by setting ISR.XMITIR and ISR.RCVEIR to 1 (make sure the two bits are not set to 1 at the same time because SIR can't operate full-duplex). According to the IrDA 1.1, data rate is limited at a maximum value of 115.2Kbps.

In SIR transmit mode, the transmit pulse comes out at a rate of 3/16 (when the transmit data bit is zero); in SIR receive mode, the receiver must detect the 3/16 pulsed period to recognize a zero value (an active high or low pulse is demodulation to 0, and no pulse is demodulation to 1).

Compared to normal UART, there are some limitations to SIR, that is, each character is fixed to 8-bit data width, no parity and 1 stop bit and modem function is ignored. The IrDA 1.1 specifies a minimum 10ms latency after an optical node ceases transmitting before its receiver recovers its receiving function and software must guarantee this delay.

In the IrDA 1.1 specification, communication must start up at the rate of 9600bps, but then allows the link to negotiate higher (or lower) data rates if supported by both ends. However, the communication rate will not automatically change. Change, if necessary, is performed by software.

22.4.8 For any frequency clock to use the Uart

NOTE: if you don't set M register and UACR the uart work at normal mode with the specified frequencies. To use other frequency you should to set Mregister and UACR to right value.

1 The Improving

Following changes are made:


- a One bit is composed by M CLK_{BR} cycles, which can be 4~1024.
- b Some extra CLK_{BR} cycles can be inserted in some bits in one frame, so that like M has fraction.

For instance:

```
CLK_{BR} = CLK_{DEV} / N \qquad \qquad N = 1, 2, ... CLK_{BR} = CLK_{DEV} = 4MHz Band \ rate = 460800 In \ accurate M_a = 8.681 We \ take M = 8, \ with \ 8 \ extra \ cycles \ in \ every \ frame
```

A 12-bit register is used to indicate where to insert the extra cycles.





For transmission, in theory, the biggest error is half of CLK_{BR} cycle, which is 0.125us here.

2 To set UMR register

 $CLK_{BR} = CLK_{DEV} / N$

M_a= CLK_{BR}/band rate

M is modem of Ma.

Write M to Mregister.

Considering the power and the robust quality, for M form 6 to 32 is you better select by set the UDLR.

The max error

$$\frac{0.5 / CLK_{BR}}{M_a / CLK_{BR}} = 0.5 / M_a < 0.5 / M$$

М	4	8	16	32	64	
error/W _{bit}	12.5%	6.25%	3.125%	1.56%	0.78%	

3 To set UACR value

For each bit of it means:

0: means not to add additional cycle to the bit that uart is prepare to transmit or receive, in another word, you will to use M cycles to transmit or receive the bit



1: means to add additional cycle to the bit that uart is prepare to transmit or receive, in another word, you will to use M+1 cycles to transmit or receive the bit

To set UACR value you must ensure that the max error of each bit should be less than 0.5PBR.

For example: M_a -M = 0.15; M+1- M_a =0.85;

Write UMR 8 Write UMR 408

cycle/bit : M, M, M, M+1, M, M, M, M, M, M, M+1, M
UACR : 0 0 0 1 0 0 0 0 0 1 0



23 XBurst Boot ROM Specification

JZ4720 contains an internal 8KB boot ROM. The CPU boots from the boot ROM after reset.

23.1 Boot Select

The boot sequence of JZ4720 is controlled by boot_sel[1:0]. The configuration of boot_sel[1:0] is showed as below:

Table 23-1 Boot Configuration of JZ4720

boot_sel[1:0]	
00 Boot from external ROM at CS4	
01	Boot from USB device
10	Boot from 512 page size NAND flash at CS1
11	Boot from 2048 page size NAND flash at CS1

23.2 Boot Sequence

After reset, the boot program on the internal boot ROM executes as bellows:

- 1 Read boot sel[1:0] and branch to proper programs according to it.
- 2 If it is boot from NOR flash ("00"), read first byte from the NOR flash to know if it is 8, 16 or 32 bits NOR flash. Set EMC according to it and branch to NOR flash address 0x00004.
- 3 If it is boot from USB ("01"), connect USB cable to PC host, receive a block of data from USB and store it in internal SRAM. Then branch to this area in SRAM.
- 4 If it is boot from NAND flash ("10", or "11"), set proper NAND flash page size, read first byte from the NAND to know if it is 8 or 16 bits width, page cycle is 2 or 3 cycles. Set EMC according to it and read up to 8KB from NAND to internal SRAM. Then branch to SRAM at 4 bytes offset.

NOTE: The JZ4720 internal SRAM is 16KB, its address is from 0x80000000 to 0x80004000.



23.3 NOR Boot Specification

If CPU boots from NOR flash (CS4), the boot ROM program will read the first byte from NOR flash (0xa8000000) to know if it is 8 or 16 bits NOR flash. The NOR boot specification is showed as below:

Table 23-2 NOR Boot Specification

First Byte of Flash	Data Bus Width of Flash
0x10	16-bit
0x00	8-bit

The boot ROM will configure EMC and GPIO pins according to the first byte data, then branch to NOR flash address 0xa8000004.

NOTE: NOR flash address is A0 - A22, so the size of NOR flash is up to 8MB for JZ4720.



23.4 NAND Boot Specification

If CPU boots from NAND flash (CS1), the boot program will read the first byte from NAND flash to know if it is 8 or 16 bits width, page cycle is 2 or 3 cycles. If bit[7:4] of the first byte is zero, it is a 16-bit flash, else it is a 8-bit flash. If bit[3:0] of the first byte is zero, it is 2 page cycles, else it is 3 page cycles. The boot ROM will configure EMC and GPIO pins according to the first byte data, then continue to load up to 8KB from NAND to internal SRAM and branch to internal SRAM at 4 bytes offset.

The boot program can load two areas of data from NAND flash to internal SRAM, one is the normal area up to 8KB starting from NAND flash address 0, the other is the backup area up to 8KB starting from NAND flash address 0x2000. After reset, the boot program will first read the normal area data from NAND flash using hardware Reed-Solomon ECC. If no ECC error is detected or ECC error is correctable, the boot program then branches to internal SRAM at 4 bytes offset. If it detects an uncorrectable ECC error, it will continue to read the backup area of data from NAND flash using hardware Reed-Solomon ECC. If no ECC error is detected or ECC error is correctable, the boot program will then branch to internal SRAM at 4 bytes offset. If it detects an uncorrectable ECC error again, it will continue to start booting from NOR flash at CS4.

Every time the boot program starts reading a page, it first checks if the page contains valid data. If the page contains valid data, it will read the page to internal SRAM. If the page data is not valid, the boot program knows that it has finished reading all the data and then branches to internal SRAM at 4 bytes offset. The boot program will decide the page valid flag according to the 3rd, 4th, 5th byte of the spare area of each page. If one of the three bytes is zero, the boot program knows that this page data is valid, else this page data is not valid.

The boot program enables hardware RS ECC when reading NAND flash data. When a 512-byte data is read, it will check the calculated ECC with stored ECC. The calculated and stored ECC are both 9 bytes per 512-byte data. And the 9-byte stored ECC is starting from the 7th byte of the spare area of each page.

The NAND boot specification is showed as below:

Table 23-3 NAND First Data Byte Definition

First Byte of NAND	Data Bus Width of Flash
0xff	3 page cycles, 8-bit.
0xf0	2 page cycles, 8-bit.
0x0f	3 page cycles, 16-bit.
0x00	2 page cycles, 16-bit.

Table 23-4 NAND Spare Area Definition

Spare Area Offset	Description				
0 – 1	Reserved.				



2 – 4	Page is valid if one of the three bytes is zero.
5	Reserved.
6 - 14	Stored 9-byte ECC of data0 – data511.
15 - 23	Stored 9-byte ECC of data512 – data1023 (2KB page NAND only).
24 – 32	Stored 9-byte ECC of data1024 – data1535 (2KB page NAND only).
33 - 41	Stored 9-byte ECC of data1536 – data2047 (2KB page NAND only).

The procedure of the JZ4720 NAND boot is showed as below:




Figure 23-1 JZ4720 NAND Boot Sequence



23.5 USB Boot Specification

When boot_sel[1:0] is selected from USB boot, the internal boot ROM downloads user program from the USB port to internal SRAM and branches to the internal SRAM to execute the program.

The boot program supports both high-speed (480MHz) and full-speed (12MHz) transfer modes. The boot program uses the following two transfer types.

Table 23-5 Transfer Types Used by the Boot Program

Transfer Type Description				
Control Transfer				
Bulk Transfer	Used for responding to vendor requests and transmitting a user program.			

The following figure shows an overview of the USB communication flow.




Figure 23-2 USB Communication Flow



The vendor ID and product ID for the USB boot device are 0x601A and 0x4740 respectively. The Configuration for USB is for Control Endpoint 0 with Max Packet Size equals 64 bytes, Bulk IN at Endpoint 1 with Max Packet Size equals 512 bytes in high-speed and 64 bytes in full-speed, Bulk OUT at Endpoint 1 with Max Packet Size equals 512 bytes in high-speed and 64 bytes in full-speed.

The USB boot program provides six vendor requests through control endpoint for user to download/upload data to/from device, and to branch to a target address to execute user program. The six vendor requests are VR_GET_CPU_INFO (0x00), VR_SET_DATA_ADDRESS (0x01), VR_SET_DATA_LENGTH (0x02), VR_FLUSH_CACHES (0x03), VR_PROGRAM_START1 (0x04) and VR_PROGRAM_START2 (0x05). User program is transferred through Bulk IN or Bulk OUT endpoint.

When JZ4720 is reset with boot_sel[1:0] equals 01b, the internal boot ROM will switch to USB boot mode and wait for USB requests from host. After connecting the USB device port to host, host will recognise the connection of a USB device, and start device enumeration. After finishing the device enumeration, user can send VR_GET_CPU_INFO (0x00) to query the device CPU information. If user wants to download/upload a program to/from device, two vendor requests VR_SET_DATA_ADDRESS (0x01) and VR_SET_DATA_LENGTH (0x02) should be sent first to tell the device the address and length in byte of the subsequent transferring data. Then data can be transferred through bulk-out/bulk-in endpoint. After this first stage program has been transferred to device, user can send vendor request VR_PROGRAM_START1 (0x04) to let the CPU to execute the program. This first stage program must not greater than 16KB and is normally used to init GPIO and SDRAM of the target board. At the end of the first stage program, it can return back to the internal boot ROM by jumping to ra (\$31) register. Thus user can download a new program to the SDRAM of the target board like the first stage, and send vendor request VR_FLUSH_CACHES (0x03) and VR_PROGRAM_START2 (0x05) to let the CPU to execute the new program. Next figure is the typical procedure of USB boot.






Figure 23-3 Typical Procedure of USB Boot



Following tables list all the vendor requests that USB boot program supports:

Table 23-6 Vendor Request 0 Setup Command Data Structure

Offset	Field	Size	Value	Description
0	bmRequestType	1	40H	D7 0: Host to Device.
				D6-D5 2: Vendor.
				D4-D0 0: Device.
1	bRequest	1	00H	VR_GET_CPU_INFO: get CPU information.
2	wValue	2	0000H	Not in used.
4	wIndex	2	0000H	Not in used.
6	wLength	2	H8000	8 bytes.

Table 23-7 Vendor Request 1 Setup Command Data Structure

Offset	Field	Size	Value	Description
0	bmRequestType	1	40H	D7 0: Host to Device.
				D6-D5 2: Vendor.
				D4-D0 0: Device.
1	bRequest	1	01H	VR_SET_DATA_ADDRESS: set address for
				next bulk-in/bulk-out transfer.
2	wValue	2	xxxxH	MSB (bit[31:16]) of the data address.
4	wIndex	2	xxxxH	LSB (bit[15:0]) of the data address.
6	wLength	2	0000H	Not in used.

Table 23-8 Vendor Request 2 Setup Command Data Structure

Offset	Field	Size	Value	Description
0	bmRequestType	1	40H	D7 0: Host to Device.
				D6-D5 2: Vendor.
				D4-D0 0: Device.
1	bRequest	1	02H	VR_SET_DATA_LENGTH: set length in byte
				for next bulk-in/bulk-out transfer.
2	wValue	2	xxxxH	MSB (bit[31:16]) of the data length.
4	wIndex	2	xxxxH	LSB (bit[15:0]) of the data length.
6	wLength	2	0000H	Not in used.

Table 23-9 Vendor Request 3 Setup Command Data Structure

Offset	Field	Size	Value	Description
0	bmRequestType	1	40H	D7 0: Host to Device.
				D6-D5 2: Vendor.
				D4-D0 0: Device.



1	bRequest	1	03H	VR_FLUSH_CACHES: flush I-Cache and
				D-Cache.
2	wValue	2	0000H	Not in used.
4	wIndex	2	0000H	Not in used.
6	wLength	2	0000H	Not in used.

Table 23-10 Vendor Request 4 Setup Command Data Structure

Offset	Field	Size	Value	Description
0	bmRequestType	1	40H	D7 0: Host to Device.
				D6-D5 2: Vendor.
				D4-D0 0: Device.
1	bRequest	1	04H	VR_PROGRAM_START1: transfer data from
				D-Cache to I-Cache and branch to address in
				I-Cache.
				NOTE: After downloading program from host
				to device for the first time, you can only use
				this request to start the program. Since the
				USB boot program will download data to
				D-Cache after reset. This request will transfer
				data from D-Cache to I-Cache and execute
				the program in I-Cache.
2	wValue	2	xxxxH	MSB (bit[31:16]) of the program entry point.
4	wIndex	2	xxxxH	LSB (bit[15:0]) of the program entry point.
6	wLength	2	0000H	Not in used.

Table 23-11 Vendor Request 5 Setup Command Data Structure

Offset	Field	Size	Value	Description
0	bmRequestType	1	40H	D7 0: Host to Device.
				D6-D5 2: Vendor.
				D4-D0 0: Device.
1	bRequest	1	05H	VR_PROGRAM_START2: branch to target
				address directly.
2	wValue	2	xxxxH	MSB (bit[31:16]) of the program entry point.
4	WIndex	2	xxxxH	LSB (bit[15:0]) of the program entry point.
6	WLength	2	0000H	Not in used.



24 Memory Map and Registers


24.1 Physical Address Space Allocation

This chapter describes the physical address map, memory-mapped regions for every block in the JZ4720 processor. Both logical space and physical space of JZ4720 are 32 bits wide. The 4Gbyte physical space is divided into several partitions for external memory, PCMCIA and internal I/O devices. Table 24-1 shows the basic physical memory map:

Table 24-1 JZ4720 Processor Physical Memory Map

Start Address	End Address	Size (MB)	Function
0x0000000	0x07FFFFFF	128	SDRAM Memory
0x0800000	0x087FFFFF	8	Static Memory, CS4#
0x0880000	0x0BFFFFFF	56	Reserved
0x0C000000	0x0C7FFFFF	8	Static Memory, CS3#
0x0C800000	0x0FFFFFF	56	Reserved
0x10000000	0x10FFFFFF	16	I/O Devices on APB Bus
0x11000000	0x12FFFFFF	32	Reserved
0x13000000	0x13FFFFFF	16	I/O Devices on AHB Bus
0x14000000	0x147FFFFF	8	Static Memory, CS2#
0x14800000	0x17FFFFFF	56	Reserved
0x18000000	0x187FFFFF	8	Static Memory, CS1#
0x18800000	0x1BFFFFFF	56	Reserved
0x1C000000	0x1FBFFFFF	60	Reserved
0x1FC00000	0x1FC00FFF	0.004	On-chip Boot ROM (4kB)
0x1FC01000	0x1FFFFFFF	3.996	Reserved
0x20000000	0xDFFFFFF	3072	SDRAM Memory
0xE0000000	0xFFFFFFF	512	Reserved







The JZ4720 processor AHB bus devices are mapped at the addresses based at 0x13000000, and each device is allocated for 64KB space. Table 24-2 lists the complete addresses:

Table 24-2 AHB Bus Devices Physical Memory Map

Module	Start Address	End Address	Size (KB)	Description
	0x13000000	0x1300FFFF	64	Reserved
EMC	0x13010000	0x1301FFFF	64	External Memory Controller
DMAC	0x13020000	0x1302FFFF	64	DMA Controller
UHC	0x13030000	0x1303FFFF	64	USB Host Controller
UDC	0x13040000	0x1304FFFF	64	USB 2.0 Device Controller
LCDC	0x13050000	0x1305FFFF	64	LCD Controller
CIM	0x13060000	0x1306FFFF	64	Camera Interface Module
	0x13070000	0x1307FFFF	64	Reserved
IPU	0x13080000	0x1308FFFF	64	Image Process Unit
	0x13090000	0x1309FFFF	64	Reserved
	0x130A0000	0x130AFFFF	64	Reserved
	0x130B0000	0x130BFFFF	64	Reserved
	0x130C0000	0x130CFFFF	64	Reserved
	0x130D0000	0x130DFFFF	64	Reserved
	0x130E0000	0x130EFFFF	64	Reserved
	0x130F0000	0x130FFFFF	64	Reserved
	0x13100000	0x1310FFFF	64	Reserved
	0x13110000	0x138FFFFF	8128	Reserved
	0x13900000	0x1390FFFF	64	Reserved
	0x13910000	0x139FFFFF	960	Reserved
	0x13A00000	0x13A0FFFF	64	Reserved
	0x13A10000	0x13F0FFFF	5120	Reserved
	0x13F10000	0x13FFFFFF	960	Reserved



The JZ4720 processor APB bus devices are based at 0x10000000, and each device is allocated for 4KB space. Table 24-3 lists the complete addresses:

Table 24-3 APB Bus Devices Physical Memory Map

Module	Start Address	End Address	Size (KB)	Description
СРМ	0x10000000	0x10000FFF	4	Clocks and Power Manager
INTC	0x10001000	0x10001FFF	4	Interrupt Controller
TCU	0x10002000	0x10002FFF	4	Timer/Counter Unit
WDT				Watchdog Timer
RTC	0x10003000	0x10003FFF	4	Real-Time Clock
	0x10004000	0x1000FFFF	48	Reserved
GPIO	0x10010000	0x10010FFF	4	General-Purpose I/O
	0x10011000	0x1001FFFF	60	Reserved
AIC	0x10020000	0x10020FFF	4	AC97/I2S Controller
CODEC				Embedded CODEC
MSC	0x10021000	0x10021FFF	4	MMC/SD Controller
	0x10022000	0x10022FFF	4	Reserved
	0x10023000	0x1002FFFF	52	Reserved
UART0	0x10030000	0x10030FFF	4	UART 0
UART1	0x10031000	0x10031FFF	4	UART 1
UART2	0x10032000	0x10032FFF	4	UART 2
UART3	0x10033000	0x10033FFF	4	UART 3
	0x10034000	0x1003FFFF	48	Reserved
	0x10040000	0x10040FFF	4	Reserved
	0x10041000	0x10041FFF	4	Reserved
I2C	0x10042000	0x10042FFF	4	I2C Bus Interface
SSI	0x10043000	0x10043FFF	4	Synchronous Serial Interface
	0x10044000	0x10044FFF	4	Reserved
	0x10045000	0x10045FFF	4	Reserved
	0x10050000	0x10050FFF	4	Reserved
	0x10051000	0x10051FFF	4	Reserved
	0x10052000	0x1005FFFF	56	Reserved
	0x10060000	0x10060FFF	4	Reserved
	0x10061000	0x10061FFF	4	Reserved
	0x10062000	0x10062FFF	4	Reserved
	0x10063000	0x1006FFFF	52	Reserved
SADC	0x10070000	0x10070FFF	4	SAR A/D Controller
	0x10071000	0x10071FFF	4	Reserved
	0x10072000	0x10072FFF	4	Reserved
	0x10073000	0x10073FFF	4	Reserved



|--|